home *** CD-ROM | disk | FTP | other *** search
- Newsgroups: comp.cad.cadence
- Path: sparky!uunet!ornl!rsg1.er.usgs.gov!darwin.sura.net!spool.mu.edu!umn.edu!csus.edu!netcom.com!clifs
- From: clifs@netcom.com (Clif Schieck)
- Subject: Re: edifout problem - schematics
- Message-ID: <1992Nov19.172917.253@netcom.com>
- Organization: Netcom - Online Communication Services (408 241-9760 guest)
- References: <BxyrIF.6J4@newcastle.ac.uk>
- Date: Thu, 19 Nov 1992 17:29:17 GMT
- Lines: 29
-
- In article <BxyrIF.6J4@newcastle.ac.uk> Albert.Koelmans@newcastle.ac.uk (Albert Koelmans) writes:
- >
- >I've been trying to generate edif output from schematics without much
- >success. The program complains it can't fine 'ipin', 'opin' etc., even if I
- >copy the schematics for them from the library into my own directory.
- >
- >Has anyone seen this problem before? Any pointers on how to get round it? Any
- >help would be very appreciated since the problem is holding us up.
- >
- >Thanks
- >
- >Albert
- >
- >--
- >
- >E-mail address: Albert.Koelmans@newcastle.ac.uk
- >Computing Science Department, University of Newcastle upon Tyne,
- >Newcastle upon Tyne, NE1 7RU, UK (telephone +44 091-2228155,fax 2228232)
-
- You are missing the basic library in your edif path variable found
- in the edifOut.il. Add the path to this basic library and try again.
-
- --
- ------------------------------------------------------------------------------
- Clif Schieck | CAD/CAE Software
- Independent Consultant | Schematic Capture, Simulation,Logic Synthesis,HDL
- clifs@netcom.com | Installation, Custom Interfaces, Cadence Skill
- 408-296-5432 | System, IC, Gate Array, FPGA
-
-