home *** CD-ROM | disk | FTP | other *** search
- Newsgroups: comp.sys.ibm.pc.hardware
- Path: sparky!uunet!math.fu-berlin.de!informatik.tu-muenchen.de!regent!mch
- From: mch@regent.e-technik.tu-muenchen.dbp.de (Michael Hermann)
- Subject: Re: P5 Delayed 3 months
- Message-ID: <mch.711961152@regent.e-technik.tu-muenchen.de>
- Sender: news@regent.e-technik.tu-muenchen.de (News System)
- Organization: Technical University of Munich, Germany
- References: <1992Jul23.150535.11014@pslu1.psl.wisc.edu> <1992Jul23.180423.5209@julian.uwo.ca>
- Date: Fri, 24 Jul 1992 06:59:12 GMT
- Lines: 28
-
- wlsmith@valve.heart.rri.uwo.ca (Wayne Smith) writes:
-
- >In article <1992Jul23.150535.11014@pslu1.psl.wisc.edu> frigo@psl.wisc.edu writes:
- >>I read in today's NY Times that Intel is delaying the introduction of its
- >>P-5 chip until early 1993, instead of this fall.
- >>Intel claims that the P5 will be more thoroughly debugged than the 486 was
- >>at its introduction and will be available in large quantity at its intro-
- >>duction, avoiding the "Osborne effect."
-
- >The 486 had bugs, and there was no "Osborne effect" there.
- >What's really happening is that, since AMD was forced to delay their
- >introduction of a 486 'work-alike', Intel has more time to get the most
- >money out of 486 production.
-
- Of course this is a good point. The primary interest of Intel (and others..)
- is to make money, and eventually the make it by selling chips.
- BUT in this particular case I am not sure if this is the only reason.
- To my knowledge the have delayed the presentation of the P5 several
- times (even from an engineering point of view) and it is unlikely
- that the will make architectural modifications within the extra time.
- So what caused them to delay *presentation* at conferences if not
- real problems with making the chip? If I had to speak about something
- I'm not sure I can actually implement I'd feel a bit uneasy , too.
- Especially if on the same conference the product of the competitors
- are already selling ...
-
- Michael
- mch@regent.e-technik.tu-muenchen.de
-