home *** CD-ROM | disk | FTP | other *** search
- Path: sparky!uunet!walter!att-out!pacbell.com!iggy.GW.Vitalink.COM!cs.widener.edu!eff!sol.ctr.columbia.edu!zaphod.mps.ohio-state.edu!magnus.acs.ohio-state.edu!usenet.ins.cwru.edu!agate!stanford.edu!rock!concert!duke!news.duke.edu!jdsb
- From: jdsb@egr.duke.edu (J. D. S. Babcock)
- Newsgroups: comp.lang.vhdl
- Subject: VHDL modules wanted/available for system reusability research.
- Summary: Rapid System Prototyping Through Increased Subsystem Reusability
- Keywords: vhdl VHDL subsystems system
- Message-ID: <6976@news.duke.edu>
- Date: 12 Nov 92 22:01:33 GMT
- Sender: news@news.duke.edu
- Distribution: na
- Organization: Duke University EE Dept.; Durham, NC
- Lines: 46
- Nntp-Posting-Host: sverige.egr.duke.edu
-
- Brief Overview:
- * Duke University is looking for well documented VHDL module designs for
- inclusion in a database of VHDL modules for subsystem reusability.
- * We welcome request lists from users who would like to use our
- libraries.
- * A module library will be made available around May, 1993, for new system
- development.
-
- Rapid System Prototyping Through Increased Subsystem Reusability
-
- In a research project at Duke University we are studying the development,
- collection, and distribution in machine form of subsystem designs. The intent
- is to facilitate rapid system prototyping through reuse of existing subsystems.
- We are largely using the Viewlogic tools, but all our work aims at vendor
- independent, maintainable, usable libraries. Currently we are using VHDL toward
- that end, with additional representations and formats for different levels of
- abstraction (netlist, physical design, etc.). The project is more than a
- library development and aims at the usage methodology, CAD tools, as well as
- the actual existence of subsystem libraries.
-
- Therefore, we welcome contributions of VHDL modules for subsystems which
- meet the following criteria:
- 1. They are characterized and are known to work,
- 2. They are non-proprietary and can be distributed free of charge to all
- interested parties, and,
- 3. Are properly documented.
-
- We are working on standardized formats for contributions and distribution,
- but at this stage we want to interact with as many sites as possible, towards
- the end of establishing some contacts.
-
- We also welcome request lists from users who would like to use our
- libraries. In the spring of 1993 the existing libraries will be used and
- augmented by students in a rapid system prototyping course at Duke, and
- we hope that a reasonably robust (but still small) library will be available
- for distribution by May, 1993.
-
- All inquiries/suggestions/comments are welcome.
-
- Please respond to: J. D. Sterling Babcock (jdsb@ee.egr.duke.edu)
-
- Principal Investigator: Apostolos Dollas
- Graduate Research Asst: J. D. Sterling Babcock
- -------------------------------------------------------------------------
- J. D. Sterling Babcock Duke University Electrical Engineering
- jdsb@ee.egr.duke.edu
-