home *** CD-ROM | disk | FTP | other *** search
- Path: sparky!uunet!imp!ferrari!rolls!alex
- From: alex@rolls.dsp.hellnet.org (Alexander Meidel)
- Newsgroups: comp.lsi
- Subject: Off-chip circuits problems
- Keywords: VLSI
- Message-ID: <108@ferrari.dsp.hellnet.org>
- Date: 12 Aug 92 09:06:34 GMT
- Sender: news@ferrari.dsp.hellnet.org
- Followup-To: alex@dsp.hellnet.org
- Organization: DSP Semiconductors, Israel.
- Lines: 28
- Nntp-Posting-Host: rolls
-
-
- Hi!
-
- I am a circuit engineer. I make design of off-chip drivers,
- reciever circuits, using ready Input PAD Protection.
- I have a problem when power supply of chip - 3.3 v, and the
- high level of input sygnals is 5 v. The problem is how to
- reduce input sygnal ( level shifting ) to 3.3 v inside the
- chip in the area of Input PAD Protection. I am afraid of
- parasitics bipolar transistors or lacht-up or punchthrough
- problems.
- Is the simple transfer gate on n-type transistor good solution ?
-
-
- Thank for advance.
-
- ----------------------------------------------------------------
-
-
- | _ _ _
- /\ _ - | | \ / | \
- - /\ \/|\/||_|/ \ | | | |_ |__|
- \/--- \| ||_/\_ | | | / \ |
- | |_/ __/ |
- If at first you don't succeed, |
- redefine success. |
- -- Dick Brandon |
- ________________________________________________________________
-