7-6 Page Mode Control: %[65:7-6]|00 page closes after access;01 reserved;10 page stays open after access;11 page closes if CPU is idle|
5 Fast DRAM Decoding Enable: %[65:5]|0 end of second T2;1 end of first T2|
4 EDO Leadoff Cycle Reduction: %[65:4]|0 normal leadoff cycle;1 reduce leadoff cycle by 1T|
3 DRAM Data Latch Delay: %[65:3]|0 latch DRAM data 1 cycle before CPU;1 latch DRAM data 1/2 cycle before CPU|
2 Pin 88 Function Select: %[65:2]|0 DB32;1 TA9|
1 Reserved: %[65:1]1b
0 Relaxed DRAM Read Cycle Latency:%[65:0]|0 DRAM decoding time is end of T2;1 DRAM decoding time is the end of the second T2 if the write-buffer is not empty|
(66) DRAM Timing Control 2 (EDO/SDRAM) %[66]8b
7 EDO Test Mode Enable: %[66:7]|0 normal mode;1 test mode|
6 Reserved: %[66:6]1b
5,6C:3 SDRAM CAS Latency: %[66:5|6C:3]|00 latency is 2;<>00 latency is 3|
5-4 Retry Count and Retry Backoff: %[72:5-4]|00 retry 2 times, back off CPU;01 retry 16 times;10 retry 4 times, back off CPU;11 retry 64 times|
3 Clear Failed Data and Continue Retry: %[72:3]|0 disabled;1 keep posting|
2 CPU Backoff on PCI Read Retry Failure: %[72:2]|0 disabled;1 backoff CPU|
1 Reduce 1T for FRAME# Generation: %[72:1]ed
0 Reduce 1T for CPU Read PCI Slave: %[72:0]|0 disabled;1 enabled (bypass TRDY# to LRDY#)|
(73) PCI Master Control 1 %[73]8b
7 Local Memory Decoding: %[73:7]|0 fast (address phase);1 slow (first data phase)|
6 PCI Master 1-Wait-State Write: %[73:6]|0 zero wait state TRDY# response;1 one wait state TRDY# response|
5 PCI Master 1-Wait-State Read: %[73:5]|0 zero wait state TRDY# response;1 one wait state TRDY# response|
4 Reserved: %[73:4]1b
Assert STOP#...
3 ..after PCI Master Wrt Timeout: %[73:3]ed
2 ..after PCI Master Read Timeout:%[73:2]ed
1 LOCK# Function: %[73:1]ed
0 PCI Master Broken Timer Enable: %[73:0]ed
(Enabled - force into arbitration when there is no
FRAME# 16 PCICLK's after the GRANT)
(74) PCI Master Control 2 %[74]8b
7 PCI Enhance Command Support: %[74:7]ed
6 PCI Master Single Write Merge: %[74:6]ed
5-0 Reserved: %[74:5-0]6b
(75) PCI Arbitration 1 %[75]8b
7 Arbitration Mechanism: %[75:7]|0 PCI has priority;1 fair arbitration between PCI and CPU|
6 Arbitration Mode: %[75:6]|0 REQ-based (arbitrate at end of REQ#);1 frame-based (arbitrate at end of each FRAME#)|
5-4 Reserved: %[75:5-4]2b
3-0 PCI Master Bus Time-Out: %[75:3-0]dx32 PCICLKs
(force into arbitration after a period of time)
(0 - disable)
(76) PCI Arbitration 2 %[76]8b
7 Master Priority Rotation Enable:%[76:7]|0 disabled (arbitration per 75:7);1 enabled (arbitration per 76:5-4)|
6 Reserved: %[76:6]1b
5-4 Master Priority Rotation Ctrl: %[76:5-4]|00 disabled (arbitration per 75:7);01 grant to CPU after every PCI master grant;10 grant to CPU after every 2 PCI master grants;11 grant to CPU after every 3 PCI master grants|