Next | Prev | Up | Top | Contents | Index

Extended MIPS Floating-Point Architecture

The MIPS architecture fully complies with the ANSI/IEEE Standard 754-1985, IEEE Standard for Binary Floating-Point Arithmetic. Most application programs utilize only a fraction of all the features required by the Standard. These applications can gain additional performance if executed in an environment that supports only those features of the Standard that are actually necessary for the correct execution of the application. The Extended MIPS Floating-Point Architecture defines two execution environments:


Performance Mode
Background
Performance Mode Definition
R8000 and R4400 Implementations
Full IEEE Compliance in Performance Mode

Next | Prev | Up | Top | Contents | Index