home *** CD-ROM | disk | FTP | other *** search
/ Developer Source 3 / Developers_Source_Vol_03_1996.iso / dobbs / jan95 / mcra1f4.gif < prev    next >
Graphics Interchange Format  |  1996-06-11  |  144.5 KB  |  595x616  |  4-bit (16 colors)
   ocr: Register Address Register Definition A.C Clock 1 6 5 4 3 2 1 0 Sec 00-59 ON 10Sec Sec Min 00-59 10Min Mn Hr 4 - à - 01-12 00-23 42 ALR 2 Hr 01-28/29 Date 01-30 soDare Date 01-31 Month 01-12 4 Monthy Day 01-07 Day Year 100 -1 - - 0-99 Toyear Year Control 100o - aa Forced to. Zerg Clock: - l - Burst o B. RAM RAMO 1 - U OLO Datal RAM 0 HTTTT RAM23 Ho Data RAM 23 - RAM: Burst HE - - Figure 4: 1202 command'register map.