ocr: Hardware-based Memory DISambiguation CoreTM Microarchitecture other INST 2 LOAD D INST 2 LOAD (" IN INST 1 STORL X ORDER INST 1 STORE [x1 DECODE/SCHEDULE DECODE/SCHEDULE INSTR-LOND I INSI de LOAD D INST 1 ETORE IXI" INET 1 OTORE IXI our RDMARE or à - Men Ors, INET 2 LOND IY FrerteeN EXECUTE STALL INET 1 ETOLE IXI" Inst. 2 Must Woit ror Inst 2 "Load" Inst. I "Store" Cn occur INST STUKE To Complete Before Inst. - "storen