home *** CD-ROM | disk | FTP | other *** search
/ Il CD di internet / CD.iso / SOURCE / D / SVGALIB / SVGALIB1.TAR / svgalib / src / tvga8900.regs < prev    next >
Encoding:
Text File  |  1993-12-08  |  4.7 KB  |  158 lines
  1. /* VGAlib version 1.2 - (c) 1993 Tommy Frandsen            */
  2. /*                                   */
  3. /* This library is free software; you can redistribute it and/or   */
  4. /* modify it without any restrictions. This library is distributed */
  5. /* in the hope that it will be useful, but without any warranty.   */
  6.  
  7. /* Multi-chipset support Copyright 1993 Harm Hanemaayer */
  8. /* TVGA 8900c code taken from tvgalib by Toomas Losin */
  9.  
  10.  
  11. #define REGCOUNT 72
  12.  
  13. /* Trident SVGA mode 5d - 640x480x256 1M NI */
  14. static const unsigned char g640x480x256_regs[REGCOUNT] = {
  15.   /* CRTC */
  16.   0x5f,0x4f,0x50,0x82,0x54,0x80,0x0b,0x3e,0x00,0x40,0x00,0x00,
  17.   0x00,0x00,0x00,0x00,0xea,0x8c,0xdf,0x28,0x40,0xe7,0x04,0xa3,
  18.   /* ATC */
  19.   0x00,0x01,0x02,0x03,0x04,0x05,0x06,0x07,0x08,0x09,0x0a,0x0b,
  20.   0x0c,0x0d,0x0e,0x0f,0x41,0x00,0x0f,0x00,0x00,
  21.   /* Graphics */
  22.   0x00,0x00,0x00,0x00,0x00,0x40,0x05,0x0f,0xff,
  23.   /* Sequencer */
  24.   0x01,0x01,0x0f,0x00,0x0e,
  25.   /* Misc. output */
  26.   0x63,
  27.   /* 7 extra CRT registers */
  28.   0xff,0x00,0x00,0x00,0x00,0x00,0x80,
  29.   /* Extra Sequencer old and new mode registers 13 and 14 */
  30.   0x30,0xa8, 0x00,0x42,
  31.   0x00
  32. };
  33.  
  34. /* Trident SVGA mode 5d - 640x480x256 512k + 1M I */
  35. static const unsigned char g640x480x256i_regs[REGCOUNT] = {
  36.   0xc3,0x9f,0xa1,0x84,0xa6,0x00,0x0b,0x3e,0x00,0x40,0x00,0x00,
  37.   0x00,0x00,0x00,0x00,0xea,0x8c,0xdf,0x50,0x40,0xe7,0x04,0xa3,
  38.   /* ATC */
  39.   0x00,0x01,0x02,0x03,0x04,0x05,0x06,0x07,0x08,0x09,0x0a,0x0b,
  40.   0x0c,0x0d,0x0e,0x0f,0x41,0x00,0x0f,0x00,0x00,
  41.   /* Graphics */
  42.   0x00,0x00,0x00,0x00,0x00,0x40,0x05,0x0f,0xff,
  43.   /* Seq. */
  44.   0x01,0x01,0x0f,0x00,0x0e,
  45.   /* Misc. output */
  46.   0xeb,
  47.   /* extra CRT regs */
  48.   0xff,0x00,0x00,0x00,0x00,0x00,0x80,
  49.   /* Extra seq. regs */
  50.   0x00,0xa8, 0x01,0x02,
  51.   0x00
  52. };
  53.  
  54. /* Trident SVGA mode 5e - 800x600x256 1M NI */
  55. static const unsigned char g800x600x256_regs[REGCOUNT] = {
  56.   /* CRTC */
  57.   0x7e,0x63,0x64,0x81,0x6b,0x18,0x99,0xf0,0x00,0x60,0x00,0x00,
  58.   0x00,0x00,0x00,0x00,0x6e,0x84,0x57,0x32,0x40,0x5e,0x93,0xa3,
  59.   /* ATC */
  60.   0x00,0x01,0x02,0x03,0x04,0x05,0x06,0x07,0x08,0x09,0x0a,0x0b,
  61.   0x0c,0x0d,0x0e,0x0f,0x41,0x00,0x0f,0x00,0x00,
  62.   /* Graphics */
  63.   0x00,0x00,0x00,0x00,0x00,0x40,0x05,0x0f,0xff,
  64.   /* Sequencer */
  65.   0x01,0x01,0x0f,0x00,0x0e,
  66.   /* Misc. output */
  67.   0x2b,
  68.   /* Extra CRT registers */
  69.   0xff,0x00,0x00,0x00,0x00,0x00,0x80,
  70.   /* Seq. old and new mode registers */
  71.   0x10,0xa8, 0x01,0x02,
  72.   0x00
  73. };
  74.  
  75.  
  76. /* Trident SVGA mode 5e - 800x600x256 512k */
  77. static const unsigned char g800x600x256i1_regs[REGCOUNT] = {
  78.   /* CRTC */
  79.   0xeb,0xc7,0xc9,0x8d,0xcb,0x86,0x4a,0x1f,0x00,0x00,0x00,0x00,
  80.   0x00,0x00,0x00,0x00,0x2f,0x81,0x2b,0xc8,0x40,0x2f,0x47,0xa3,
  81.   /* ATC */
  82.   0x00,0x01,0x02,0x03,0x04,0x05,0x06,0x07,0x08,0x09,0x0a,0x0b,
  83.   0x0c,0x0d,0x0e,0x0f,0x41,0x00,0x0f,0x00,0x00,
  84.   /* Graphics */
  85.   0x00,0x00,0x00,0x00,0x00,0x40,0x05,0x0f,0xff,
  86.   /* Sequencer */
  87.   0x01,0x01,0x0f,0x00,0x0e,
  88.   /* Misc. output */
  89.   0xa3,
  90.   /* extra CRTC */
  91.   0xff,0x00,0x00,0x00,0x00,0x00,0x84,
  92.   /* extra Seq. */
  93.   0x00,0xa8, 0x01,0x02,
  94.   0x00
  95. };
  96.  
  97. /* Trident SVGA mode 5e - 800x600x256 1M I */
  98. static const unsigned char g800x600x256i_regs[REGCOUNT] = {
  99.   /* CRTC */
  100.   0x7b,0x63,0x64,0x9e,0x69,0x92,0x6f,0xf0,0x00,0x60,0x00,0x00,
  101.   0x00,0x00,0x00,0x00,0x58,0x8a,0x57,0x32,0x40,0x58,0x6f,0xa3,
  102.   /* ATC */
  103.   0x00,0x01,0x02,0x03,0x04,0x05,0x06,0x07,0x08,0x09,0x0a,0x0b,
  104.   0x0c,0x0d,0x0e,0x0f,0x41,0x00,0x0f,0x00,0x00,
  105.   0x00,0x00,0x00,0x00,0x00,0x40,0x05,0x0f,0xff,
  106.   /* Seq. */
  107.   0x01,0x01,0x0f,0x00,0x0e,
  108.   0xef,
  109.   /* extra CRTC */
  110.   0xff,0x00,0x00,0x00,0x00,0x00,0x80,
  111.   0x30,0xa8, 0x00,0x42,
  112.   0x00
  113. };
  114.  
  115.  
  116. /* Trident SVGA mode 62 - 1024x768x256 1M I */
  117. static const unsigned char g1024x768x256i_regs[REGCOUNT] = {
  118.   /* CRTC */
  119.   0x99,0x7f,0x81,0x1b,0x83,0x19,0x98,0x1f,0x00,0x00,0x00,0x00,
  120.   0x00,0x00,0x00,0x00,0x81,0x0f,0x7f,0x80,0x40,0x83,0x95,0xa3,
  121.   /* ATC */
  122.   0x00,0x01,0x02,0x03,0x04,0x05,0x06,0x07,0x08,0x09,0x0a,0x0b,
  123.   0x0c,0x0d,0x0e,0x0f,0x41,0x00,0x0f,0x00,0x00,
  124.   /* Graphics */
  125.   0x00,0x00,0x00,0x00,0x00,0x40,0x05,0x0f,0xff,
  126.   /* Sequencer */
  127.   0x01,0x01,0x0f,0x00,0x0e,
  128.   /* Misc. output */
  129.   0x2b,
  130.   /* Extra CRTC regs */
  131.   0xff,0x00,0x00,0x00,0x00,0x00,0x84,
  132.   /* Ext. sequencer */
  133.   0x10,0xa8, 0x00,0x02,
  134.   0x00
  135. };
  136.  
  137. /* Trident SVGA mode 62 - 1024x768x256 1M NI */
  138. static const unsigned char g1024x768x256_regs[REGCOUNT] = {
  139.   /* CRTC */
  140.   0xa2,0x7f,0x80,0x85,0x87,0x90,0x2c,0xfd,0x00,0x60,0x00,0x00,
  141.   0x00,0x00,0x00,0x00,0x0f,0x81,0xff,0x40,0x40,0x07,0x26,0xa3,
  142.   /* ATC */
  143.   0x00,0x01,0x02,0x03,0x04,0x05,0x06,0x07,0x08,0x09,0x0a,0x0b,
  144.   0x0c,0x0d,0x0e,0x0f,0x41,0x00,0x0f,0x00,0x00,
  145.   /* Graphics */
  146.   0x00,0x00,0x00,0x00,0x00,0x40,0x05,0x0f,0xff,
  147.   /* Sequencer */
  148.   0x01,0x01,0x0f,0x00,0x0e,
  149.   /* Misc. output */
  150.   0x27,
  151.   /* Extended CRTC regs */
  152.   0xff,0x00,0x00,0x00,0x00,0x00,0x80,
  153.   /* Ext. seq. */
  154.   0x10,0xa8, 0x01,0x02,
  155.   0x00
  156. };
  157.  
  158.