home *** CD-ROM | disk | FTP | other *** search
/ NetNews Usenet Archive 1992 #26 / NN_1992_26.iso / spool / sci / electron / 18353 < prev    next >
Encoding:
Internet Message Format  |  1992-11-04  |  3.0 KB
  1. Path: sparky!uunet!spool.mu.edu!news.nd.edu!mentor.cc.purdue.edu!noose.ecn.purdue.edu!sparkyfs.erg.sri.com!csl.sri.com!news.csl.sri.com!billw
  2. From: billw@regal.cisco.com (William )
  3. Newsgroups: sci.electronics
  4. Subject: Re: Idea for LED sequencer
  5. Date: 4 Nov 92 22:31:43
  6. Organization: cisco Systems, Inc.
  7. Lines: 154
  8. Message-ID: <BILLW.92Nov4223143@regal.cisco.com>
  9. References: <1992Nov3.094923.44351@kuhub.cc.ukans.edu> <2789@tau-ceti.isc-br.com>
  10. NNTP-Posting-Host: regal.cisco.com
  11. In-reply-to: jimc@tau-ceti.isc-br.com's message of 3 Nov 92 22:25:31 GMT
  12.  
  13. Just for kicks, here are some PAL equations to implement a very flexible
  14. chaser light thing using a 16r8 PAL (be sure and use the really fast 7.5nS
  15. version of the PAL for fastest blinking :-)  (Note, nearly all the other
  16. solutions describe are probably cheaper, easier to get parts for, and easier
  17. to implement.  This one does do more different patterns though...)
  18.  
  19. ed ecTITLE        LED BLINKER SHIFTER THINGY
  20. PATTERN        SHIFTER.PDS
  21. REVISION    1
  22. AUTHOR        Bill Westfield
  23. COMPANY        Nuts and Bolts Software
  24. DATE        1/19/89
  25.  
  26. CHIP        U1 PAL16R8
  27. ; Pins:
  28.     CK    /ROT  /CMP8 /CMP6 /CMP4 /CMP2 /I6   /I7    INIT GND
  29.     /OE   /Q1   /Q2   /Q3   /Q4   /Q5   /Q6   /Q7   /Q8   VCC
  30.  
  31. EQUATIONS
  32.  
  33. Q1 := Q8 * ROT        ; maybe shift in MSB for rotate
  34.     + /Q8 * CMP8    ; Shift in complement of msb (alternating 1s and 0s)
  35.     + /Q6 * CMP6    ; other patterns based on complementing some bit
  36.     + /Q4 * CMP4
  37.     + /Q2 * CMP2
  38.     + INIT
  39.     + /Q1 * /Q2 * /Q3 * /Q4 * /Q5 * /Q6 * /Q7 * /Q8    ; always supply 1 bit
  40.  
  41. Q2 := Q1             ; Shift Left
  42.     + INIT
  43.  
  44. Q3 := Q2             ; Shift Left
  45.     + INIT
  46.  
  47. Q4 := Q3             ; Shift Left
  48.     + INIT
  49.  
  50. Q5 := Q4             ; Shift Left
  51.     + INIT
  52.  
  53. Q6 := Q5             ; Shift Left
  54.     + INIT
  55.  
  56. Q7 := Q6             ; Shift Left
  57.     + INIT
  58.  
  59. Q8 := Q7            ; shift Left
  60.     + INIT
  61.  
  62. SIMULATION
  63.  
  64. PRLDF /Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8
  65. SETF ROT /CMP8 /CMP6 /CMP4 /CMP2 /INIT
  66. TRACE_ON INIT /Q1 /Q2 /Q3 /Q4 /Q5 /Q6 /Q7 /Q8 
  67. CLOCKF CK
  68. CLOCKF CK
  69. CLOCKF CK
  70. CLOCKF CK
  71. CLOCKF CK
  72. CLOCKF CK
  73. CLOCKF CK
  74. CLOCKF CK
  75. CLOCKF CK
  76. CLOCKF CK
  77. CLOCKF CK
  78. CLOCKF CK
  79. CLOCKF CK
  80. CLOCKF CK
  81. CLOCKF CK
  82. CLOCKF CK
  83.  
  84. SETF ROT /CMP8 /CMP6 /CMP4 /CMP2 INIT
  85. CLOCKF CK
  86. SETF /ROT CMP8 /CMP6 /CMP4 /CMP2 /INIT
  87. CLOCKF CK
  88. CLOCKF CK
  89. CLOCKF CK
  90. CLOCKF CK
  91. CLOCKF CK
  92. CLOCKF CK
  93. CLOCKF CK
  94. CLOCKF CK
  95. CLOCKF CK
  96. CLOCKF CK
  97. CLOCKF CK
  98. CLOCKF CK
  99. CLOCKF CK
  100. CLOCKF CK
  101. CLOCKF CK
  102. CLOCKF CK
  103.  
  104. SETF ROT /CMP8 /CMP6 /CMP4 /CMP2 INIT
  105. CLOCKF CK
  106. SETF /ROT /CMP8 CMP6 /CMP4 /CMP2 /INIT
  107. CLOCKF CK
  108. CLOCKF CK
  109. CLOCKF CK
  110. CLOCKF CK
  111. CLOCKF CK
  112. CLOCKF CK
  113. CLOCKF CK
  114. CLOCKF CK
  115. CLOCKF CK
  116. CLOCKF CK
  117. CLOCKF CK
  118. CLOCKF CK
  119. CLOCKF CK
  120. CLOCKF CK
  121. CLOCKF CK
  122. CLOCKF CK
  123.  
  124. SETF ROT /CMP8 /CMP6 /CMP4 /CMP2 INIT
  125. CLOCKF CK
  126. SETF /ROT /CMP8 /CMP6 CMP4 /CMP2 /INIT
  127. CLOCKF CK
  128. CLOCKF CK
  129. CLOCKF CK
  130. CLOCKF CK
  131. CLOCKF CK
  132. CLOCKF CK
  133. CLOCKF CK
  134. CLOCKF CK
  135. CLOCKF CK
  136. CLOCKF CK
  137. CLOCKF CK
  138. CLOCKF CK
  139. CLOCKF CK
  140. CLOCKF CK
  141. CLOCKF CK
  142. CLOCKF CK
  143.  
  144. SETF ROT /CMP8 /CMP6 /CMP4 /CMP2 INIT
  145. CLOCKF CK
  146. SETF /ROT /CMP8 /CMP6 /CMP4 CMP2 /INIT
  147. CLOCKF CK
  148. CLOCKF CK
  149. CLOCKF CK
  150. CLOCKF CK
  151. CLOCKF CK
  152. CLOCKF CK
  153. CLOCKF CK
  154. CLOCKF CK
  155. CLOCKF CK
  156. CLOCKF CK
  157. CLOCKF CK
  158. CLOCKF CK
  159. CLOCKF CK
  160. CLOCKF CK
  161. CLOCKF CK
  162. CLOCKF CK
  163.  
  164. TRACE_OFF
  165.  
  166.  
  167.