home *** CD-ROM | disk | FTP | other *** search
- Newsgroups: comp.lsi.cad
- Path: sparky!uunet!news.encore.com!csar!foxtail!sdd.hp.com!zaphod.mps.ohio-state.edu!saimiri.primate.wisc.edu!ames!sun-barr!cs.utexas.edu!news.uta.edu!cse.uta.edu!aranake
- From: aranake@cse.uta.edu (Sandeep Suresh Aranake)
- Subject: Register allocation,with corrections
- Message-ID: <1992Nov5.203715.19904@utagraph.uta.edu>
- Sender: news@utagraph.uta.edu (USENET News System)
- Nntp-Posting-Host: cse.uta.edu
- Organization: Computer Science Engineering at the University of Texas at Arlington
- Distribution: usa
- Date: Thu, 5 Nov 1992 20:37:15 GMT
- Lines: 17
-
-
- I was sleepy when I posted my query on the net yesterday midnight.
- I am reposting it with corrections.
-
- Are there synthesis systems which support functional
- pipelining during allocation of if-then-else behaviours ?
- As I understand, there is a possibility of both branches
- being active at the same-time if pipelining is used. Can
- I ftp the software if it exists.
-
- How is the optimality of the resources allocated in branches
- ensured ? I am particularly interested in register allocation.
-
- Thank you in anticipation.
- regards,
-
- Sandeep
-