home *** CD-ROM | disk | FTP | other *** search
- Path: sparky!uunet!olivea!sgigate!odin!sgihub!zola!zuni!anchor!olson
- From: olson@anchor.esd.sgi.com (Dave Olson)
- Newsgroups: comp.sys.next.hardware
- Subject: Re: Terrible SCSI Transfer
- Message-ID: <ph5rpmo@zuni.esd.sgi.com>
- Date: 6 Sep 92 20:22:10 GMT
- References: <1992Sep1.010514.432@leland.Stanford.EDU> <Bu5vq5.3wF@iat.holonet.net>
- Sender: news@zuni.esd.sgi.com (Net News)
- Distribution: usa
- Organization: Silicon Graphics, Inc. Mountain View, CA
- Lines: 44
-
- In <Bu5vq5.3wF@iat.holonet.net> bwilliam@iat.holonet.net (Bill Williams) writes:
- | > These generate a lot of interrupts for each SCSI transaction
- |
- | I Believe that NO COMPUTER could efficiently use individual interrupts
- | during the data tranfer phase of a SCSI transaction. For example, though
- | using an interrupt driven buffer for ASYNCHRONOUS I/O might sound like a
- | good idea, it is much more likely that trying to get a NeXT or a Mac
- | Quadra 950 to handle over three million interrupts per second would
- | be ludicrous.
-
- Nobody is talking about interrupts *per byte*. They were talking
- about interrupts *per SCSI bus phase change* (and actually, not
- even every change, just the ones that the various chips don't
- handle).
-
- | Therefore what the computers probably REALLY do is POLL.
-
- No, they mostly use DMA ('real' computers, anyway).
-
- | Polling does indeed tie up the CPU dramatically on computers that use the
- | primary system CPU to perform the polling of the SCSI interface chip
- | directly (for each byte)... I don't think NeXT computers even do that.
- | For example, I think the DMA services on the NeXT with the "Generic"
- | user accessable SCSI Driver (Slow) do not use the system CPU to POLL.
-
- I'd be astounded if they did.
-
- | I am assuming that in my definition of usage asynchronous, narrow (8
- | bit) data is being used. Obviously a NCR53720 with "fictional"
- | 32 bit wide synchronous data from an array server approaching
- | TWENTY MEG PER SECOND is a clear benefit of of a 720 chip.
-
- The 720 only supports 16 bit wide SCSI, but will (at least in
- bursts, and depending on the devices, and the host interface,
- etc. etc. etc.) sustain 20 Mbytes/sec *in data phase* at least
- some of the time.
-
- Clearly one has to issue commands etc., occasionally to do
- useful work, and then you run into command overhead on both
- the host and the target.
- --
- Let no one tell me that silence gives consent, | Dave Olson
- because whoever is silent dissents. | Silicon Graphics, Inc.
- Maria Isabel Barreno | olson@sgi.com
-