home *** CD-ROM | disk | FTP | other *** search
- Path: sparky!uunet!europa.asd.contel.com!darwin.sura.net!zaphod.mps.ohio-state.edu!sol.ctr.columbia.edu!usc!elroy.jpl.nasa.gov!ucla-cs!rutgers!jvnc.net!nuscc!nusunix3.nus.sg!isc10327
- From: isc10327@nusunix3.nus.sg (ONG TAT-WEE)
- Newsgroups: comp.sys.apple2
- Subject: Re: Accelerator Performance
- Message-ID: <1992Sep13.165019.6149@nuscc.nus.sg>
- Date: 13 Sep 92 16:50:19 GMT
- References: <1992Sep13.043921.25873@cco.caltech.edu>
- Sender: usenet@nuscc.nus.sg
- Organization: National University of Singapore
- Lines: 23
-
- toddpw@cco.caltech.edu (Todd P. Whitesel) writes:
- :
- : And I'm saying that unless there is something you aren't telling me, what you
- : are saying shouldn't be possible. Simply plugging in ram chips with a faster
- : speed rating should not affect ANYTHING except the reliability of the Zip.
- :
- : The only way I can believe your statement as you worded it is if the Zip
- : has some special circuitry for detecting when cache ram is too slow and
- : automatically slowing down to accomodate it. I know of NO cache system that
- : can do this, but I also do not know for a fact that the Zip doesn't attempt
- : to do it, so I have to admit it's a possibility. But I am very skeptical.
- :
- Hmmm.... You've got a point there too. I don't really know if
- the Zip accelerator does have a special circuitry for detecting cache
- ram speed. But besides increasing the reliability of the Zip, shouldn't
- a faster cache ram also produce faster results? Sound quite logical to
- me.
-
- : Todd Whitesel
- : toddpw @ cco.caltech.edu
-
- - DOTW -
- I'm all zipped up.....
-