home *** CD-ROM | disk | FTP | other *** search
- Newsgroups: comp.lsi.cad
- Path: sparky!uunet!gumby!wupost!cs.utexas.edu!cse.uta.edu!aranake
- From: aranake@cse.uta.edu (Sandeep Suresh Aranake)
- Subject: How to measure regularity in CDFGs ? Help !!
- Message-ID: <1992Aug25.173351.7393@cse.uta.edu>
- Keywords: High-level Synthesis,allocation etc.
- Organization: Computer Science & Engineering, Univ. of Texas at Arlington
- Distribution: usa
- Date: Tue, 25 Aug 1992 17:33:51 GMT
- Lines: 15
-
-
- Can someone suggest a metric to represent the regularity
- in digital systems described using CDFGs?
-
- I have allocation program which scans input data-flow graph,
- extracts operator-operator interaction and uses this
- information during allocation. I want to plot a graph of
- some metric representative of regularity in DFG and
- the quality of the allocation. I tried few tricks but
- none gave me a unique quantity to describe regularity.
- Your help and/or pointer to info will be greatly
- appreciated.
-
- sandeep
-
-