home *** CD-ROM | disk | FTP | other *** search
- Newsgroups: sci.electronics
- Path: sparky!uunet!elroy.jpl.nasa.gov!ames!saimiri.primate.wisc.edu!caen!uvaarpa!murdoch!murdoch.acc.virginia.edu!heyes
- From: heyes@dadev.cebaf.gov (Graham Heyes)
- Subject: DRAM refresh circuit needed...
- Message-ID: <HEYES.92Dec14143216@dadev.cebaf.gov>
- Sender: usenet@murdoch.acc.Virginia.EDU
- Organization: Continuous Electron Beam Accelerator Facility
- Distribution: sci.electronics
- Date: Mon, 14 Dec 1992 19:32:16 GMT
- Lines: 12
-
- Does anyone have an example of how to build a DRAM refresh
- circuit using discrete TTL logic with perhaps the odd PAL
- thrown in. I have been looking in handbooks from various
- memory suppliers and their examples all use DRAM controller
- chips. I am trying to keep costs down and want to use parts
- I have on hand.
-
- If you ahve anything at all that you can paper mail
- or FAX send me an E-mail.
-
- thanks
- Graham Heyes
-