home *** CD-ROM | disk | FTP | other *** search
- Path: sparky!uunet!walter!att-out!pacbell.com!charon.amdahl.com!amdahl!JUTS!DUTS.ccc.amdahl.com!bms00
- From: bms00@DUTS.ccc.amdahl.com
- Newsgroups: comp.sys.ibm.pc.hardware
- Subject: headland chip set memory decoding.
- Message-ID: <c4PS02Ec2eOg01@JUTS.ccc.amdahl.com>
- Date: 14 Dec 92 18:00:47 GMT
- Sender: netnews@ccc.amdahl.com
- Reply-To: bms00@DUTS.ccc.amdahl.com ()
- Distribution: usa
- Organization: Amdahl Corporation, Sunnyvale CA
- Lines: 23
-
- From: bms00@DUTS.ccc.amdahl.com ()
- Path: DUTS.ccc.amdahl.com!bms00
- Newsgroups: comp.sys.ibm.pc.hardware
- Subject: Headland chip set
- Expires:
- References:
- Sender:
- Reply-To: bms00@DUTS.ccc.amdahl.com ()
- Followup-To:
- Distribution: USA
- Organization: Amdahl Corporation, Sunnyvale CA
- Keywords:chipset,headland,simm
-
- Hi,
- I've been experimentingwith the SIM memory on my 386sx. A bad SIMM in the
- second slot is detected by the AMI BIOS at init time. Bios disables the slot
- boots as normal. I would like to be able to use DEBUG i/o instruction to access
- the Headland chip set hardware and reenable the slot for error diagnosis.
- My initial musings around a dissembly of the BIOS indicate that CMOS
- location x'8F' is used for this function( o70,8f then i71 or o71,xx) but how
- this location maps to memory control is a mystery. Any help would be appreciate
- d.
- Regards
-