home *** CD-ROM | disk | FTP | other *** search
- Xref: sparky comp.sys.amiga.programmer:17531 comp.sys.amiga.hardware:21770
- Path: sparky!uunet!zaphod.mps.ohio-state.edu!moe.ksu.ksu.edu!crcnis1.unl.edu!cse.unl.edu!tbills
- From: tbills@cse.unl.edu (Trent Bills)
- Newsgroups: comp.sys.amiga.programmer,comp.sys.amiga.hardware
- Subject: Re: CISC and RISC
- Date: 18 Dec 1992 15:26:57 GMT
- Organization: University of Nebraska--Lincoln
- Lines: 40
- Distribution: world
- Message-ID: <1gsqk1INN327@crcnis1.unl.edu>
- References: <70436@cup.portal.com> <amipb.04wr@amipb.gna.org> <37844@cbmvax.commodore.com> <AHANSFOR.92Dec18071830@bigwpi.wpi.edu>
- NNTP-Posting-Host: cse.unl.edu
-
- In article <AHANSFOR.92Dec18071830@bigwpi.wpi.edu>, ahansfor@bigwpi.wpi.edu (Andrew L. Hansford) writes:
- |> >>>>> On 18 Dec 92 00:56:48 GMT, idr@rigel.cs.pdx.edu (Ian D Romanick) said:
- |>
- |> idr> Article-I.D.: pdxgate.6587
- |>
- |> idr> In article <Bz8FD1.Dxt@ns1.nodak.edu> dewald@plains.NoDak.edu
- |> idr> (Eric Dewald) writes:
- |> >What are the advantages of CISC and RISC?
- |>
- |> idr> Well, since RISC is a more basic instruction set, it is MUCH
- |> idr> easier for a compiler to generate good code for it.
- |>
- |> You are joking right? The compiler and even assemblers are the
- |> elements that got much more complicated. Dependency avoidance, delay
- |> slot scheduling...easy?
- |>
-
- No. He is not joking. Have you ever written a compiler? Compiler
- problems such as register allocation are MUCH more difficult that
- avoiding data hazzards and filling delay slots.
-
- |> idr> It also makes it so
- |> idr> that the instructions themselves are smaller and can be fetched
- |> idr> and decoded quicker.
- |>
- |> The instructions are generally the same format for all instructions
- |> (or the processor supports very few formats) that makes them easier to
- |> decode. THEY ARE NOT SMALLER.
- |>
- |> -- Andrew Hansford
- |> ahansfor@wpi.wpi.edu
-
- In many cases, RISC instructions are smaller than CISC instructions.
- Consider an add instruction in a CISC chip. The source operands could
- both be some place in memory. Depending on the addressing mode used,
- both source operands could take up 4 bytes or more each. RISC
- instructions are usually a fixed size (32 or 64 bits) which is obviously
- smaller than the above CISC example.
-
- - Trent Bills
-