home *** CD-ROM | disk | FTP | other *** search
- Xref: sparky comp.arch:11606 comp.sys.intel:2671
- Newsgroups: comp.arch,comp.sys.intel
- Path: sparky!uunet!zaphod.mps.ohio-state.edu!menudo.uh.edu!sugar!ficc!peter
- From: peter@ferranti.com (peter da silva)
- Subject: Re: Superscalar vs. multiple CPUs ?
- Message-ID: <id.U7RV.EMB@ferranti.com>
- Keywords: software pipelining, VLIW, LIW, superscalar
- Organization: Xenix Support, FICC
- References: <PCG.92Dec9154602@aberdb.aber.ac.uk> <1992Dec9.211737.23911@walter.cray.com> <Bz25n0.202@metaflow.com>
- Date: Sat, 12 Dec 1992 01:08:02 GMT
- Lines: 9
-
- A transputer-like multi-CPU chip would make a killer UNIX box! Use Synthesis-
- type techniques to map read and write over a pipe into message passing over
- the interprocessor channels, and then run your UNIX pipeline one process per
- CPU.
- --
- %Peter da Silva/77487-5012 USA/+1 713 274 5180/Have you hugged your wolf today?
- /L{lineto}def/C{curveto}def/F{0 562 moveto 180 576 324 648 396 736 C 432 736 L
- 482 670 518 634 612 612 C}def/G{setgray}def .75 G F 612 792 L 0 792 L fill 1 G
- 324 720 24 0 360 arc fill 0 G 3 setlinewidth F stroke showpage % "Peerless"
-