home *** CD-ROM | disk | FTP | other *** search
- Path: sparky!uunet!think.com!sdd.hp.com!zaphod.mps.ohio-state.edu!usc!usc!not-for-mail
- From: lbarroso@pollux.usc.edu (Luiz Barroso)
- Newsgroups: comp.arch
- Subject: Re: IBM's FIRST RISC System/6000(tm) based Shared Memory Parallel Processor
- Date: 11 Dec 1992 13:49:35 -0800
- Organization: University of Southern California, Los Angeles, CA
- Lines: 20
- Message-ID: <1gb2dfINNspg@pollux.usc.edu>
- References: <Bz0xLu.298v@austin.ibm.com> <1g86boINNh5m@fido.asd.sgi.com> <lifvl6INNan3@exodus.Eng.Sun.COM>
- NNTP-Posting-Host: pollux.usc.edu
- Keywords: mp shared-memory parallel multiprocessor risc smp
-
- David Chase - chased@rbbb.Eng.Sun.com - mentions the abstract of a
- recent seminar by an IBM person which includes:
-
- > Data Merging for Shared-Memory Multiprocessors
- > <stuff deleted>
- >shared data between synchronization points. Our delayed consistency
- ******* ***********
- >mechanism allows arbitrary use of data blocks between synchronizations.
-
- That "delayed consistency" looks very familiar to me.
- You might want to take a look at the following paper published in 1991:
-
- Michel Dubois et al., "Delayed Consistency and Its Effects on the Miss
- Rate of Parallel Programs", SUPERCOMPUTING'91, ACM/IEEE, Albuquerque.
-
- It describes how consistency can be delayed, the hardware support necesssary,
- and shows how it can reduce the miss rate of parallel programs.
-
- --Luiz Barroso
-
-