home *** CD-ROM | disk | FTP | other *** search
- Path: sparky!uunet!haven.umd.edu!darwin.sura.net!zaphod.mps.ohio-state.edu!uwm.edu!rutgers!att-out!walter!faline.bellcore.com!karun
- From: karun@faline.bellcore.com (N. Karunanithi)
- Newsgroups: comp.ai.neural-nets
- Subject: Need reference..
- Message-ID: <1992Nov23.193125.175@walter.bellcore.com>
- Date: 23 Nov 92 19:31:25 GMT
- Sender: news@walter.bellcore.com
- Reply-To: karun@faline.bellcore.com (N. Karunanithi)
- Organization: Bellcore MRE
- Lines: 22
- Nntp-Posting-Host: faline.bellcore.com
-
-
- Dear folks,
- I came across the title of an article which describes
- the use of neural networks for VLSI fault modeling/testing.
-
- Title : A Neural Network Model for Fault-Diagnosis
- of Digital Circuits"
-
- Authors: Jakubowicz, Oleg and Ramanujam, Sridhar
-
- Would like to know the proceedings of the conferecnec in which
- it appeared. If by chance any of the authors come across this
- request please send me a copy of it to my address.
-
- N. Karunanithi
- MRE 2E-378
- Bellcore
- 445, South Street
- Morristown, NJ 07692
-
- THanks in advance,
- -Karun
-