home *** CD-ROM | disk | FTP | other *** search
- Path: sparky!uunet!zaphod.mps.ohio-state.edu!sol.ctr.columbia.edu!usc!sdd.hp.com!uakari.primate.wisc.edu!zazen!psl.wisc.edu!psl.wisc.edu!FRIGO
- From: frigo@psl.wisc.edu (Sean P. Frigo UW-SRC (608)873-6651)
- Newsgroups: comp.sys.ibm.pc.hardware
- Subject: P5 Delayed 3 months
- Message-ID: <1992Jul23.150535.11014@pslu1.psl.wisc.edu>
- Date: 23 Jul 92 15:05:35 GMT
- Sender: news@pslu1.psl.wisc.edu (USENET News System)
- Reply-To: frigo@psl.wisc.edu
- Organization: University of Wisconsin - Physical Science Lab
- Lines: 8
-
- I read in today's NY Times that Intel is delaying the introduction of its
- P-5 chip until early 1993, instead of this fall.
-
- Intel claims that the P5 will be more thoroughly debugged than the 486 was
- at its introduction and will be available in large quantity at its intro-
- duction, avoiding the "Osborne effect."
-
- sf :()
-