home *** CD-ROM | disk | FTP | other *** search
- Newsgroups: comp.sys.amiga.programmer
- Path: sparky!uunet!cis.ohio-state.edu!zaphod.mps.ohio-state.edu!rpi!think.com!spdcc!dirtydog.ima.isc.com!newsserver.pixel.kodak.com!jeh
- From: jeh@raster.kodak.com (Ed Hanway)
- Subject: Re: CPU cycles
- Message-ID: <1992Jul22.211432.28534@pixel.kodak.com>
- Sender: news@pixel.kodak.com
- Organization: Eastman Kodak Company, EIPC / SISD
- X-Newsreader: Tin 1.1 PL3
- References: <jbickers.0bpc@templar.actrix.gen.nz>
- Date: Wed, 22 Jul 92 21:14:32 GMT
- Lines: 19
-
- jbickers@templar.actrix.gen.nz (John Bickers) writes:
- : I'm having some difficulty working out the relationship between
- : CPU cycles and clock speed. I want to execute a routine at
- : something like 4000 times a second on a 25MHz 68030, so I've tried
- : to figure out how many cycles I'm allowed in the routine (by this
- : I mean CPU instruction cycles, as given in the back of an
- : assembler manual - ie: MOVEQ takes 4 cycles, etc).
-
- This can get very difficult to do exactly, since it depends heavily on what
- is in the caches, how many wait states are involved in memory accesses, how
- often the MMU must reload something, how an instruction overlaps with others
- (not sure if this matters for the '030), and other stuff. Unless your
- program is something that's going to run with caches off on a particular
- configuration, you're not going to get much more than an estimate.
-
- --
- Ed Hanway --- jeh@raster.kodak.com
- This message is packed as full as practicable by modern automated equipment.
- Contents may settle during shipment.
-