home *** CD-ROM | disk | FTP | other *** search
- Path: sparky!uunet!dtix!darwin.sura.net!mips!sdd.hp.com!cs.utexas.edu!torn!utzoo!henry
- From: henry@zoo.toronto.edu (Henry Spencer)
- Newsgroups: comp.arch
- Subject: interrupt overhead
- Message-ID: <Brv1E9.76t@zoo.toronto.edu>
- Date: 23 Jul 92 21:08:31 GMT
- References: <13v85hINN2og@rodan.UU.NET> <GLEW.92Jul14234349@pdx007.intel.com> <Brsx7o.G69@zoo.toronto.edu> <1992Jul22.163956.57436@cc.usu.edu> <Brus8r.2K7@zoo.toronto.edu>
- Organization: U of Toronto Zoology
- Lines: 11
-
- I wrote:
- >Pretty much the inescapable minimum is two pipeline breaks plus a cycle for
- >the "return from interrupt" instruction...
-
- John Carr has pointed out to me, in private mail, that a clever CPU
- doesn't actually need to flush its pipelines, if the things in the
- pipeline are guaranteed not to incur exceptions. So it's potentially
- not much worse than a couple of taken branches.
- --
- There is nothing wrong with making | Henry Spencer @ U of Toronto Zoology
- mistakes, but... make *new* ones. -D.Sim| henry@zoo.toronto.edu utzoo!henry
-