home *** CD-ROM | disk | FTP | other *** search
- CSIM: CUPL Simulation Program
- Version 3.00 Serial# x-xxxxx-xxx
- Copyright (C) 1983,1988 Logical Devices, Inc.
- CREATED Tue Jan 10 10:08:38 1989
-
- LISTING FOR SIMULATION FILE: gates.si
-
- 1: Name Gates;
- 2: Partno CA0001;
- 3: Revision 03;
- 4: Date 9/12/83;
- 5: Designer S. Baird;
- 6: Company Logical Devices, Inc.;
- 7: Location None;
- 8: Assembly None;
- 9:
- 10: /****************************************************************/
- 11: /* */
- 12: /* This is a example to demonstrate how CUPL */
- 13: /* compiles simple gates. */
- 14: /* */
- 15: /****************************************************************/
- 16: /* Target Devices: P16L8, P16LD8, P16P8, EP300, and 82S153 */
- 17: /****************************************************************/
- 18:
- 19:
- 20: /*
- 21: * Order: define order, polarity, and output
- 22: * spacing of stimulus and response values
- 23: */
- 24:
- 25: Order: a, %2, b, %4, inva, %3, invb, %5, and, %8,
- 26: nand, %7, or, %8, nor, %7, xor, %8, xnor;
- 27:
- 28: /*
- 29: * Vectors: define stimulus and response values, with header
- 30: * and intermediate messages for the simulator listing.
- 31: *
- 32: * Note: Don't Care state (X) on inputs is reflected in outputs
- 33: * where appropriate.
- 34: */
- 35:
-
- ===========================================================================
- Simulation Results
- ===========================================================================
-
- Simple Gates Simulation
-
- inverters and nand or nor xor xnor
- a b !a !b a & b !(a & b) a # b !(a # b) a $ b !(a $ b)
- - - -- -- ----- -------- ----- -------- ----- --------
- 0001: 0 0 H H L H L H L H
- 0002: 0 1 H L L H H L H L
- 0003: 1 0 L H L H H L H L
- 0004: 1 1 L L H L H L L H
- 0005: 1 X L X X X H L X X
- 0006: X 1 X L X X H L X X
- 0007: 0 X H X L H X X X X
- 0008: X 0 X H L H X X X X
- 0009: X X X X X X X X X X