home
***
CD-ROM
|
disk
|
FTP
|
other
***
search
/
Archive Magazine 1996
/
ARCHIVE_96.iso
/
discs
/
mag_discs
/
volume_9
/
issue_11
/
clippings
/
safaq
< prev
Wrap
Text File
|
1996-06-12
|
6KB
|
122 lines
<Acorn Risc Technologies>
----------------------------------------------------------------------
The StrongARM FAQ
----------------------------------------------------------------------
Is the StrongARM card cached or uncached?
The card has no level 2 cache on it; the level 1 (on-processor) caches are
the instruction cache and data cache (16K each) and the on-chip write
buffer.
Is a card going to be released later which has level 2 cache capability?
A number of cached cards will certainly be built for internal evaluation
(with different level 2 cacheing models and multiple sizes of cache),
however whether this card will be brought to market will depend on the
performance increase observed and the cost of the cache RAM required. This
can, of course, only be determined once prototype cards have been built and
tested.
Can cache be added at a later stage?
This is not feasible on the current build of the card. The capability to add
level 2 cache RAM may be added to a production iteration, subject to our
findings on whether the difference in speed between cached and uncached
versions makes such an addition worthwhile.
Is the uncached card currently affected by the speed limitations imposed by
the OpenBus and RAM transfer?
In general, yes of course. However, the StrongARM itself provides vastly
superior cacheing and write buffering, compared with an ARM 710 or 610. The
separate instruction cache and the write-back data cache mean that a much
larger class of tasks can be efficiently insulated from main memory speed.
We are delighted with the StrongARM performance for various benchmarks,
RISC OS desktop operations, and rendering tasks. The performance in real
RISC OS operations in most cases exceeds the performance previously
projected for a StrongARM with secondary cache.
What is the software compatibility situation?
As the StrongARM iteration of RISC OS is being finalised, software testing
at this point would not be a particularly constructive exercise. Once the
OS is reaching its final stages, registered developers will be invited in
to ART to conduct testing. Increasingly-detailed guidelines on coding for
StrongARM are also being made available to them.
Currently we have tested many of the applications supplied as part of the
RISC OS distribution; in addition, a small number of third-party
applications have been used rather than exhaustively tested. The ArtWorks
renderer, which was used for the initial benchmarks, was taken from a
standard RISC OS distribution and used without modification. Once we have
more StrongARM silicon for testing, ART Registered Developers will be
invited in to test their applications as required.
Will RiscBSD run on StrongARM?
The intention is for RiscBSD to be made StrongARM-compliant. A test kernel
was built at the end of the Wakefield show (19/05/96) and tested on the
200MHz SA-110 on display; the result was very encouraging. The kernel gets
as far as cpu_startup with a StrongARM before crashing. This is not
surprising as cpu_startup does setup some of the coproc #15 registers.
Thanks to Mark Brinicombe for the definitive answer to this question; more
info on RiscBSD can be found at http://www.ph.kcl.ac.uk/~amb/riscbsd.html
Which models of Risc PC can StrongARM be fitted to?
StrongARM can be fitted to any model of Risc PC, from the earliest 600
series onwards.
Can I put a StrongARM card in my Simtec Hydra?
It is intended by ART and Simtec that Hydra should be capable of supporting
StrongARM. With Hydra's own cache system, we believe it may even be
feasible to have more than one StrongARM card fitted to a Hydra, although
the two pieces of hardware have yet to be tested in combination.
What features is the new version of RISC OS going to have?
The new version of RISC OS (which does not have a name yet; we refer to it
as "RISC OS SA" for the time being) will have all the features of RISC OS
3.6 (such as the version of FileCore capable of handling discs larger than
512 MB), plus the capability to support the StrongARM architecture (which
requires many changes at the OS level). This means that, in addition to
being StrongARM-aware (and capable of auto-detecting when a StrongARM is
fitted), it will still be capable of utilising ARM610 and ARM710
processors. Some extra features and performance improvements will also be
provided, but these have yet to be finalised.
Can I buy the new version of RISC OS as an upgrade without buying StrongARM?
A bundle comprising a new set of RISC OS ROMs and an appropriate disc image
will be made available shortly after the StrongARM bundle is released.
Where do I get more information on StrongARM?
Digital have released the preliminary version of the StrongARM IC datasheet
on the Web; point your browser at
http://www.digital.com/info/semiconductor/dsc-sa-110-ds.html to register for
download permission. Be aware that this document is BIG, so do not download
it over a modem link unless you really need it; also, as the document is
available only in PostScript or Adobe Acrobat (PDF) format, ensure that you
have either a PostScript printer, a copy of Ghostscript or RiScript, or a
workstation available.
[NOTE from Paul Beverley - they'll send you a paper copy if you ask them!]
<>
Comments on these pages are welcome and can be made by using the
<>comment facility or by emailing webmaster@art.acorn.co.uk
----------------------------------------------------------------------
Return to Acorn Risc Technologies home page
Return to HOTSTUFF
E&OE All trademarks acknowledged
File HOTSTUFF/safaq.html last modified on 20th May 1996 by DW
Acorn Risc Technologies is an operating division of Acorn Computers Limited,
part of the Acorn Computer Group plc
Copyright (c) 1996 Acorn Computer Group plc