ocr: MC6809E NEGATIVE FLAG (N) reset vectors are fetched trom locations FFFE16 and FFFF16 Bit3is the negative flag, which contains exactly the value (Table 1) wheni interrupt acknowledge is true, IBABS - 1). Dur- of the MSB of the result of the preceding operation. Thus, a ing initial power on, the reset line shoutd be held low until the negative twos complement result wilt leave N set to a one. clock input signals are fully operational. iRd MASK (I) threshold Because the voltage RESET higher pin than has a thal of Schmitt- standard -trigger inpul peripherals. with a a Bit 4 is the TRO mask bit. Th ...