home *** CD-ROM | disk | FTP | other *** search
- Path: Hermes.grace.irl.cri.nz!maths!peterm
- From: peterm@maths.grace.cri.nz (Peter McGavin)
- Newsgroups: comp.sys.amiga.programmer
- Subject: Re: FWD: Fate of 68080
- Date: 28 Jan 1996 02:35:18 GMT
- Organization: Industrial Research Ltd
- Message-ID: <PETERM.96Jan28153518@tui.maths.irl.cri.nz>
- References: <4e7rhi$4fo@maureen.teleport.com> <4ealme$8fi@hades.datashopper.dk>
- NNTP-Posting-Host: tui.grace.cri.nz
- In-reply-to: mberg@datashopper.dk's message of 26 Jan 1996 14:23:55
-
- mberg@datashopper.dk (Michael Berg) writes:
- >If the 604 is a RISC processor, then I am sure glad I don't have a 604 in
- >my machine. What a drag!
- >
- >(For the slower readers -- RISC means Reduced Instruction Set, which in
- >turn means the processor has to execute many more instructions than a CISC
- >architecture to achieve the same thing. I don't recall the typical
- >RISC/CISC factor, but it's certainly more than 2).
-
- For compiled code, isn't the ratio is closer to 1:1? And shouldn't
- the instruction execution rate generally be higher for a RISC chip
- than for a CISC one of similar complexity?
-
- My understanding is that most compilers seldom generate code that uses
- the more obscure/complex instructions and addressing modes in CISC.
- Hence those instructions and addressing modes are eliminated in RISC.
- The chip-space and complexity saved are used for speeding up the
- remaining instructions. This is done by adding more pipelines,
- caches, branch prediction and parallelism in place of obscure/complex
- instructions.
-
- Intel seem to be trying the approach of implementing a RISC core and
- emulating complex instructions. Don't the Pentium and P6 have far
- more transistors in them than existing PPCs?
- --
- Peter McGavin. (p.mcgavin@irl.cri.nz)
-