home *** CD-ROM | disk | FTP | other *** search
- Path: tomtec.abg.sub.org!judas
- From: judas@tomtec.abg.sub.org (Th.Huber)
- Newsgroups: comp.sys.amiga.programmer
- Subject: Re: Serial Cable
- Distribution: world
- Message-ID: <judas.0hi3@tomtec.abg.sub.org>
- References: <38231899@kone.fipnet.fi> <judas.0hbx@tomtec.abg.sub.org> <38231986@kone.fipnet.fi>
- Date: 18 Jan 96 23:35:42 MET
-
- In article <38231986@kone.fipnet.fi> "Jyrki Saarinen" <jsaarinen@kone.fipnet.fi> writes:
- >
- >> But I must confess, that I also used this "blitter finish bit
- >> replacement" in a former project of mine .. =)
- >
- >Care to tell more about this "problem"?
-
- ok... but if you`re a honest, clean programmer, better don`t read this, it`s
- a real "dirty c0ding issue" .. =)
-
- On the ECS there a bit called BLTPRI, found in DMACON. Setting this bit means
- to give the blitter priority over the CPU in case of chipram access.
-
- Making the blitter busy enough, makes any access to chipram from the CPU delayed
- until the blitter has finished its operation.
- As the BLitBusyBit was somehow buggy on prior chipsets, some programmers found
- an other solution.
- To go sure the blitter has finished, you just access chipram.
- (naaaahh, don`t tell me about waitblit() .. =)
-
- As the AAchipset allows access to chipram, while blits are active, you loose
- the syncronisation with the blitter.
- (this also happens, when ECS-chipset is selected !!)
-
- bye
-