home *** CD-ROM | disk | FTP | other *** search
/ OS/2 Shareware BBS: 10 Tools / 10-Tools.zip / ddkx86v5.zip / DDKX86 / SRC / DEV / PCMCIA / SOCKET / SSPCIC.INC < prev    next >
Text File  |  1995-04-14  |  20KB  |  415 lines

  1. ;*DDK*************************************************************************/
  2. ;
  3. ; COPYRIGHT (C) Award Software International Inc., 1994
  4. ; COPYRIGHT    Copyright (C) 1995 IBM Corporation
  5. ;
  6. ;    The following IBM OS/2 WARP source code is provided to you solely for
  7. ;    the purpose of assisting you in your development of OS/2 WARP device
  8. ;    drivers. You may use this code in accordance with the IBM License
  9. ;    Agreement provided in the IBM Device Driver Source Kit for OS/2. This
  10. ;    Copyright statement may not be removed.;
  11. ;*****************************************************************************/
  12. ;******************************************************************************
  13. ;*
  14. ;*                              File SSPCIC.INC
  15. ;*
  16. ;*                           PCIC related definitions
  17. ;*
  18. ;*
  19. ;*
  20. ;******************************************************************************
  21.  
  22. ifndef   __SSPCIC_INC_
  23. __SSPCIC_INC_    equ     1
  24.  
  25. ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
  26. ;                            Description of Windows
  27. ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
  28.  
  29. PCIC_MEMWIN_PER_SKT     equ     5
  30. PCIC_IOWIN_PER_SKT      equ     2
  31. PCIC_WIN_PER_SKT        equ     PCIC_MEMWIN_PER_SKT + PCIC_IOWIN_PER_SKT
  32.  
  33. PCIC_SOCKET0            equ     000h        ; Slot A start register
  34. PCIC_SOCKET1            equ     040h        ; Slot A start register
  35. PCIC_SOCKET2            equ     080h        ; Slot A start register
  36. PCIC_SOCKET3            equ     0C0h        ; Slot A start register
  37. PCIC_SKTINC             equ     40h         ; TI Socket Offset Increment
  38.  
  39. ;------------------------------ Window management -----------------------------
  40.  
  41. PCIC_WINDOW             equ     6           ; PCIC Window control
  42. PCIC_WINDOW_A23A12      equ     00100000b   ; Decode A23-A12
  43.  
  44. ;----------------------------         Capabilities ----------------------------
  45.  
  46. PCIC_MEMWINCAPS         equ     WC_COMMON OR WC_ATTRIBUTE OR WC_WAIT
  47. PCIC_IOWINCAPS          equ     WC_IO OR WC_WAIT
  48.  
  49. PCIC_IWCAP              equ     WC_BALIGN OR WC_16BIT OR WC_8BIT OR WC_WENABLE OR WC_SIZE OR WC_BASE
  50. PCIC_MWCAP              equ     WC_WP OR WC_16BIT OR WC_8BIT OR WC_WENABLE OR WC_SIZE OR WC_BASE
  51.  
  52. PCIC_MGRAN              equ     S4K         ; All Values below expressed
  53.                                             ; as multiples of 4K.
  54.  
  55.  
  56. PCIC_MADDR_F            equ     S64K /PCIC_MGRAN    ; First Addressable Byte (64 KB)
  57. PCIC_MADDR_L            equ     (S16M-PCIC_MGRAN)/PCIC_MGRAN  ; Last  Addressable Byte (16 MB - 1)
  58. PCIC_MSIZE_MIN          equ     S4K / PCIC_MGRAN    ; Minimum window size (4 KB)
  59. PCIC_MSIZE_MAX          equ     (S16M - S64K)/PCIC_MGRAN    ; Maximum window size (16 MB - 64 KB)
  60. PCIC_MREQGRAN           equ     S4K/PCIC_MGRAN      ; Required window size granularity (4 KB)
  61. PCIC_MBASE              equ     S4K/PCIC_MGRAN      ; Required base address alignment (4 KB)
  62. PCIC_MOFFSET            equ     S4K/PCIC_MGRAN      ; Required card offset alignment (4 KB)
  63.  
  64. PCIC_IADDR_F            equ     100h        ; First addressable byte
  65. PCIC_IADDR_L            equ     0FFFFh      ; Last  addressable byte
  66. PCIC_ISIZE_MIN          equ     1           ; Minimum window size
  67. PCIC_ISIZE_MAX          equ     400h        ; Maximum window size
  68. PCIC_IREQGRAN           equ     1           ; Required window size granularity
  69. PCIC_IADDLINES          equ     16          ; Number of address line decoded (Sixteen)
  70. PCIC_IEISA              equ     0           ; Upper byte of EISA I/O addr lines (N/A)
  71.  
  72. ;------------------------------- Memory         -------------------------------
  73.  
  74. PCIC_MEMWIN0            equ     10h         ; First Memory Window offset
  75. PCIC_MEMWININC          equ     8           ; Memory Window Offset inc.
  76.  
  77. PCIC_MEMWIN_STR_H       equ     01h         ; Start Address High byte
  78. PCIC_MEMWIN_STR_L       equ     00h         ; Start Address Low byte
  79. PCIC_MEMWIN_END_H       equ     03h         ; End Address High byte
  80. PCIC_MEMWIN_END_L       equ     02h         ; End Address Low byte
  81. PCIC_MEMWIN_OFF_H       equ     05h         ; Offset Address High byte
  82. PCIC_MEMWIN_OFF_L       equ     04h         ; Offset Address Low byte
  83.  
  84. PCIC_MEMWIN_M16         equ     10000000b   ; Use 16-bit access
  85. PCIC_MEMWIN_0WS         equ     01000000b   ; Assert 0 WS for 8 bit window
  86. PCIC_MEMWIN_WS          equ     11000000b   ; Wait state mask
  87. PCIC_MEMWIN_ATTR        equ     01000000b   ; Attribute memory window
  88. PCIC_MEMWIN_WP          equ     10000000b   ; Window is write protected
  89.  
  90. PCIC_MEMWIN_MSK         equ     0FFFh       ; Address mask in registers
  91. PCIC_MEMWIN_OMSK        equ     3FFFh       ; Address mask on the card
  92.  
  93. ;--------------------------------- I/O         --------------------------------
  94.  
  95. PCIC_IOWIN_CTRL         equ     07h         ; I/O         control base
  96. PCIC_IOWIN0             equ     08h         ; First Memory Window offset
  97. PCIC_IOWININC           equ     4           ; Memory Window Offset inc.
  98.  
  99. PCIC_IOWIN_STR_H        equ     01h         ; Start Address High byte
  100. PCIC_IOWIN_STR_L        equ     00h         ; Start Address Low byte
  101. PCIC_IOWIN_END_H        equ     03h         ; End Address High byte
  102. PCIC_IOWIN_END_L        equ     02h         ; End Address Low byte
  103.  
  104. PCIC_IOWIN_WS           equ     00001000b   ; Mask wait states
  105. PCIC_IOWIN_0WS          equ     00000100b   ; Assert 0 WS
  106. PCIC_IOWIN_IO16SR       equ     00000010b   ; If 1 -IOCS16 generated based on
  107.                                             ; Card -IOIS16 signel. Otherwise
  108.                                             ; based on value of
  109.                                             ; PCIC_IOWIN_IO16 bit
  110. PCIC_IOWIN_IO16         equ     00000001b   ; Mask I/O 16 bit
  111.  
  112. ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
  113. ;                Description of sockets and adapter
  114. ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
  115.  
  116. ;----------------------------- Socket capabilities ----------------------------
  117.  
  118. PCIC_SKT_SCI_CAP        equ     SBM_CD OR SBM_RDYBSY OR SBM_BVD2 OR SBM_BVD1
  119.                                             ; Status Change Interrupt Caps
  120.                                             ; SBM_CD:     Card Detect
  121.                                             ; SBM_RDYBSY: Ready/Busy
  122.                                             ; SBM_BVDx:   Battery Voltage
  123. PCIC_SKT_SCR_CAP        equ     SBM_CD OR SBM_RDYBSY OR SBM_BVD2 OR SBM_BVD1 OR SBM_WP
  124.                                             ; Status Change Reporting Caps
  125.                                             ; SBM_WP:     Write Protect
  126. PCIC_SKT_CI_CAP         equ     00h         ; Control and Indicators Caps
  127.  
  128. PCIC_SC_IRQSH           equ     1101111010111000b   ; Valid Status change IRQ's (High)
  129. PCIC_SK_IRQSH           equ     1101111010111000b   ; Valid Socket IRQ's        (High)
  130. PCIC_SC_IRQSL           equ     0           ; Valid Status change IRQ's (Low)
  131. PCIC_SK_IRQSL           equ     0           ; Valid Socket IRQ's        (Low)
  132.  
  133. ;-------------------------------- Default State -------------------------------
  134.  
  135. PCIC_DEF_SCIRQ          equ     0h OR IRQ_HIGH  ; IRQ is not selected
  136.  
  137.  
  138. PCIC_DEF_IRQ            equ     0h OR IRQ_HIGH  ; IRQ is not selected
  139. PCIC_DEF_CTLIND         equ     0           ; Nothing
  140.  
  141. ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
  142. ;                     Intel PCIC Step A Compatibility Level
  143. ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
  144.  
  145. ;------------------------- Identification and revision ------------------------
  146.  
  147. PCIC_IDENT              equ     0           ; Identification & Revision reg
  148.  
  149. PCIC_IDENT_REVMASK      equ     00001111b   ; Revision mask
  150. PCIC_IDENT_CARDMASK     equ     11000000b   ; Card type ID mask
  151.  
  152. PCIC_IDENT_CARD_IO      equ     00000000b   ; I/O Card only
  153. PCIC_IDENT_CARD_MEM     equ     01000000b   ; Memory card only
  154. PCIC_IDENT_CARD_MEMIO   equ     10000000b   ; Memory and I/O card
  155.  
  156. ;------------------------------ Interface Status ------------------------------
  157.  
  158. PCIC_IFSTAT             equ     1           ; Interface Status Register
  159.  
  160. PCIC_IFSTAT_BVDMASK     equ     00000011b   ; Battery voltage detect
  161. PCIC_IFSTAT_CDMASK      equ     00001100b   ; Card detect
  162. PCIC_IFSTAT_WP          equ     00010000b   ; Memory write protected
  163. PCIC_IFSTAT_RDYBSY      equ     00100000b   ; Ready/Busy
  164. PCIC_IFSTAT_POWERACT    equ     01000000b   ; Power active
  165. PCIC_IFSTAT_VPPVALID    equ     10000000b   ; Vpp valid
  166.  
  167. ;-------------------------------- Power control -------------------------------
  168.  
  169. PCIC_POWER              equ     2           ; Power control register
  170.  
  171. PCIC_POWER_VPP1MASK     equ     00000011b   ; Vpp1 mask
  172. PCIC_POWER_VPP2MASK     equ     00001100b   ; Vpp2 mask
  173. PCIC_POWER_VCCENABLE    equ     00010000b   ; Card Power enable
  174. PCIC_POWER_AUTO         equ     00100000b   ; Auto power switch enabled
  175. PCIC_POWER_DISRESET     equ     01000000b   ; Disable RESETDRV
  176. PCIC_POWER_ENOUTPUT     equ     10000000b   ; Output enabled
  177.  
  178. PCIC_MAX_PWR_ENTRIES    equ     3           ; Number of Power levels supported
  179.                                             ; by PCIC step A
  180.  
  181. PCIC_MAX_PWR_SIZE       equ     10          ; Maximal size of power table
  182. PCIC_POWER_VPP_5V       equ     00000001b   ; Vpp = 5V
  183. PCIC_POWER_VPP_12V      equ     00000010b   ; Vpp = 12V
  184.  
  185. ;------------------------ Interrupt and General control -----------------------
  186.  
  187. PCIC_INTER              equ     3           ; Interrupt & General control
  188.  
  189. PCIC_INTER_SKIRQ        equ     00001111b   ; Socket IRQ
  190. PCIC_INTER_INTR         equ     00010000b   ; INTR Enable
  191. PCIC_INTER_CARDIO       equ     00100000b   ; PC Card Type
  192. PCIC_INTER_RESET        equ     01000000b   ; PC Card RESET
  193. PCIC_INTER_RING         equ     10000000b   ; Ring Indicate Enable
  194.  
  195. PCIC_RESET_PULSE        equ     1           ; Minimum Reset pulse width mSecs
  196.  
  197. ;------------------------- Card Status Change register ------------------------
  198.  
  199. PCIC_STATE              equ     4           ; Card Status Change register
  200.  
  201. PCIC_STATE_BATDEAD      equ     00000001b   ; Battery Dead
  202. PCIC_STATE_BATWARN      equ     00000010b   ; Battery warning
  203. PCIC_STATE_READY        equ     00000100b   ; Ready change
  204. PCIC_STATE_CD           equ     00001000b   ; Card detect change
  205.  
  206. ;------------------------ Card Status Change Interrupt ------------------------
  207.  
  208. PCIC_SCINT              equ     5           ; Card Status Change Interrupt
  209.  
  210. PCIC_SCINT_BATDEAD      equ     00000001b   ; Battery dead enabled
  211. PCIC_SCINT_BATWARN      equ     00000010b   ; Battery warn enabled
  212. PCIC_SCINT_READY        equ     00000100b   ; Ready change enabled
  213. PCIC_SCINT_CD           equ     00001000b   ; Card detect enabled
  214. PCIC_SCINT_IRQ          equ     11110000b   ; Status change IRQ for the socket
  215.  
  216.  
  217. ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
  218. ;                     Intel PCIC Step B Compatibility Level
  219. ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
  220.  
  221. ;--------------------- Card Detect and General Control Reg --------------------
  222.  
  223. PCIC_CDGCR              equ     16h         ; Card Detect and General Control Reg
  224.  
  225. PCIC_CDGCR_16BITMDI     equ     00000001b   ; 16-bit Memory Delay Inhibit
  226. PCIC_CDGCR_REMRESET     equ     00000010b   ; Card Removal reset
  227. PCIC_CDGCR_GPIEN        equ     00000100b   ; GPI Enable
  228. PCIC_CDGCR_GPECTL       equ     00001000b   ; GPI Control
  229. PCIC_CDGCR_CDRES        equ     00010000b   ; Card Detect resume
  230. PCIC_CDGCR_SWCDINT      equ     00100000b   ; Software Card Detect Interrupt
  231.  
  232. ;----------------------------- Global Control Reg  ----------------------------
  233.  
  234. PCIC_GLOBL              equ     1Eh         ; Global control register
  235. PCIC_GLOBL_PWRDN        equ     00000001b   ; Power down mode
  236. PCIC_GLOBL_CSCMODE      equ     00000010b   ; Level mode interrupt enable
  237. PCIC_GLOBL_CSCIAK       equ     00000100b   ; Explicit write back PCIC_STATE Reg
  238. PCIC_GLOBL_IRQ14PULSE   equ     00001000b   ; IRQ14 Pulse mode enabled
  239.  
  240. ;------------------------------ Adapter structure -----------------------------
  241.  
  242. MAX_ADAPTERS    equ     4                   ; Max adapters supported
  243. MAX_SOCKETS     equ     4                   ; Max sockets supported (Per
  244.                                             ; adapter)
  245.  
  246. ADP_DATA        STRUCT                      ; Adapter data
  247.  
  248. wBasePort       dw      ?                   ; Base address of PCIC
  249. wNumEDCs        dw      ?                   ; Number of EDC generators on adapter
  250. bNumWindows     db      ?                   ; Number of         on adapter
  251. bNumSockets     db      ?                   ; Number of sockets on adapter
  252. bSCIRQLevel     db      ?                   ; Status change interrupt routing
  253. bCntrlInd       db      ?                   ; Control and Indicators (sharable)
  254. bInstState      db      MAX_SOCKETS DUP (?) ; Saved instantaneous card state
  255.                                             ; This storage collect most recent
  256.                                             ; socket state
  257. bSktChanges     db      MAX_SOCKETS DUP (?) ; Pending socket state (per socket)
  258.                                             ; This storage collect socket
  259.                                             ; state changes
  260. bSCIRQMask      db      MAX_SOCKETS DUP (?) ; Socket reporting mask
  261. bSktIRQLevel    db      MAX_SOCKETS DUP (?) ; IREQ routing (per socket)
  262. bSktIFType      db      MAX_SOCKETS DUP (?) ; Interface Type
  263. ADP_DATA        ENDS
  264.  
  265. ;-------------------------- Stack arguments structure -------------------------
  266.  
  267. ARGS            STRUCT                      ; Entry/Exit stack frame
  268.  
  269. bSocketIdx      BYTE    ?                   ; Index for indirectly addressed
  270.                                             ; registers
  271. bWindowIdx      BYTE    ?                   ; Index for indirectly addressed
  272.                                             ; registers
  273. bSocketNum      BYTE    ?                   ; Appropriate socket for specified
  274.                                             ; window
  275. bWindowNum      BYTE    ?                   ; Window number on socket (base
  276.                                             ; zero)
  277. bWindowType     BYTE    ?                   ; WIN_MEM or WIN_IO
  278.  
  279. DYN_SIZE        =       $                   ; Dynamic data per request
  280.  
  281. BPReg           WORD    ?                   ; Registers on stack
  282. ESReg           WORD    ?
  283. DSReg           WORD    ?
  284. DIReg           WORD    ?
  285. SIReg           WORD    ?
  286.                 UNION
  287.    DXReg        WORD    ?
  288.    STRUCT
  289.      DLReg      BYTE    ?
  290.      DHReg      BYTE    ?
  291.    ENDS
  292.                 ENDS
  293.                 UNION
  294.    CXReg        WORD    ?
  295.    STRUCT
  296.      CLReg      BYTE    ?
  297.      CHReg      BYTE    ?
  298.    ENDS
  299.                 ENDS
  300.                 UNION
  301.    BXReg        WORD    ?
  302.    STRUCT
  303.      BLReg      BYTE    ?
  304.      BHReg      BYTE    ?
  305.    ENDS
  306.                 ENDS
  307.                 UNION
  308.    AXReg        WORD    ?
  309.    STRUCT
  310.      ALReg      BYTE    ?
  311.      AHReg      BYTE    ?
  312.    ENDS
  313.                 ENDS
  314.  
  315. ARGS            ENDS
  316.  
  317. ;-------------------------------- Timer control -------------------------------
  318.  
  319. TIMER0          equ     40h
  320. TIM_CTL         equ     43h
  321.  
  322. ;------------------------- Socket reporting capacities ------------------------
  323.  
  324. SKT_CAP         STRUCT
  325. SCIntCaps       BYTE    ?                   ; Events, which can trigger SC int.
  326. SCRptCaps       BYTE    ?                   ; Status change events, which
  327.                                             ; could be reported
  328. SCIndCaps       BYTE    ?                   ; Control and indicatior capabilities
  329. SKT_CAP         ENDS
  330.  
  331. WIN_MEM         equ     0
  332. WIN_IO          equ     1
  333.  
  334. ;--------------------------------- Constantes ---------------------------------
  335.  
  336. ; On some controllers (e.g. IBM ThinkPad 750Cs) power on and power up produce
  337. ; some of strange side effects. In order to avoid this, we switch interrupts
  338. ; off before operation and switch them back after small delay.
  339.  
  340.  
  341. POWER_DEAD_TIME equ     2                   ; Note: Our test shows, that 1 ms is
  342.                                             ; enough. We put 2 for additional
  343.                                             ; security
  344. MSG_ON          equ     1
  345. MSG_OFF         equ     0
  346.  
  347. ;---------------------------- PCIC Public Functions ---------------------------
  348.  
  349. EXTERNDEF  couDelay:near                    ; Insert Delay in ms
  350. EXTERNDEF  couIsValidSpeed:near             ; Check, if speed is valid
  351. EXTERNDEF  couCompSpeed:near                ; Compare 2 speeds
  352. EXTERNDEF  couCopyInfo:near                 ; Copy info to user buffer
  353. EXTERNDEF  couStrLen:near                   ; Put in cx length of es:di ASCIIZ
  354. EXTERNDEF  couGetHex:near                   ; Return Hex parameter value
  355. EXTERNDEF  couGetToken:near                 ; Return next command line Token
  356.                                             ; (Vcc = Vpp = 5V) to power indexes
  357.  
  358. EXTERNDEF  codCommon16:far                  ; Common 16-bit entry point
  359. EXTERNDEF  codRM_Entry:far                  ; 16:16 mode entry point
  360.  
  361. EXTERNDEF  GetReg:near                      ; Get register
  362. EXTERNDEF  SetReg:near                      ; Set register
  363. EXTERNDEF  GetInstSktState:near             ; Return socket state
  364. EXTERNDEF  PowerTable:word                  ; Adapter power table
  365. EXTERNDEF  GetAdapterCnt:near               ; PCMCIA Defined Function
  366. EXTERNDEF  GetSSInfo:near                   ; PCMCIA Defined Function
  367. EXTERNDEF  GetVendorInfo:near               ; PCMCIA Defined Function
  368. EXTERNDEF  AckInterrupt:near                ; PCMCIA Defined Function
  369. EXTERNDEF  ValidateArgs:near                ; PCMCIA Defined Function
  370. EXTERNDEF  ValidateIRQ:NEAR                 ; PCMCIA Defined Function
  371. EXTERNDEF  InquireAdapter:near              ; PCMCIA Defined Function
  372. EXTERNDEF  InquireSocket:near               ; PCMCIA Defined Function
  373. EXTERNDEF  GetAccessOffs:near               ; PCMCIA Defined Function
  374. EXTERNDEF  GetAdapter:near                  ; PCMCIA Defined Function
  375. EXTERNDEF  SetAdapter:near                  ; PCMCIA Defined Function
  376. EXTERNDEF  GetSocket:near                   ; PCMCIA Defined Function
  377. EXTERNDEF  SetSocket:near                   ; PCMCIA Defined Function
  378. EXTERNDEF  GetStatus:near                   ; PCMCIA Defined Function
  379. EXTERNDEF  ResetSocket:near                 ; PCMCIA Defined Function
  380.  
  381. EXTERNDEF  Adapters:ADP_DATA                ; Area of adapter structures
  382. EXTERNDEF  bFirstAdapter:byte               ; First adapter number
  383. EXTERNDEF  bNumAdapters:byte                ; Number of adapters
  384. EXTERNDEF  bTotAdapters:byte                ; Total adapters in system
  385. EXTERNDEF  bLastAdapter:byte                ; Last adapter handled by this SS
  386.  
  387. EXTERNDEF  covValidateIRQ:near              ; Validate IRQ level
  388. EXTERNDEF  covValidatePw:near               ; Validate Power level
  389. EXTERNDEF  covValidateIFt:near              ; Validate Interface type
  390.  
  391. EXTERNDEF  coiInitSS:far                    ; Adapter specific INIT
  392.  
  393. EXTERNDEF  cowIsWinEnabled:near             ; Return NZ, if window enabled
  394. EXTERNDEF  cowDisableWindow:near            ; Disable Window
  395. EXTERNDEF  cowEnableWindow:near             ; Enable  Window
  396. EXTERNDEF  CalcWndIndex:near                ; Calculate Window Index
  397. EXTERNDEF  InquireWindow:near               ; PCMCIA Defined Function
  398. EXTERNDEF  GetWindow:near                   ; PCMCIA Defined Function
  399. EXTERNDEF  SetWindow:near                   ; PCMCIA Defined Function
  400. EXTERNDEF  GetPage:near                     ; PCMCIA Defined Function
  401. EXTERNDEF  SetPage:near                     ; PCMCIA Defined Function
  402.  
  403. EXTERNDEF  _osPrintString:near              ; Print NULL terminated string
  404. EXTERNDEF  _osPrintChar:near                ; Print character
  405.  
  406. EXTERNDEF  osOKtoLoad:near                  ; Check, if SS could be load
  407.  
  408. EXTERNDEF  GetSetSSAddr:near                ; PCMCIA Defined Function
  409. EXTERNDEF  GetSetPrior:near                 ; PCMCIA Defined Function
  410.  
  411. EXTERNDEF  osMsgFlag:byte                   ; Screen output
  412.  
  413.  
  414. endif                                       ; __SSPCIC_INC_
  415.