home
***
CD-ROM
|
disk
|
FTP
|
other
***
search
/
HAM Radio 1
/
HamRadio.cdr
/
tech
/
palsum7
/
prose.msg
< prev
next >
Wrap
Text File
|
1988-01-14
|
24KB
|
455 lines
000
000 PROSE MESSAGE FILE FOR PROASM AND PROSIM
000
101 >>ERROR : Logically there are %I% product terms which could not
101 fit into this device.
102 >>ERROR : Logically there are %I% states which could not fit
102 into this device.
103 >>ERROR : Logically there are more than %I% conditions which are
103 impossible to fit into this device.
104 >>ERROR : Logically there are more than %I% states which are
104 impossible to fit into this device.
105 >>ERROR : Only one machine type is allowed in the state section.
106 >>ERROR : For MOORE machine, there is only one output in each state.
106 State %S% has more than one output.
107 >>ERROR : STATE section should follow DECLARATION section.
110 >>ERROR : Pin number %I% can't be VCC or GND in CHIP section.
111 >>ERROR : Number of pins in CHIP section does not match number of
111 pins in actual device.
112 >>ERROR : Position of pin %S% should be VCC in CHIP section.
113 >>ERROR : Position of pin %S% should be GND in CHIP section.
114 >>ERROR : PROASM does not support this device, only PROSE device.
115 >>ERROR : Illegal state equation for state POWER_UP.
116 >>ERROR : POWER_UP.OUTF specified as combinatorial (=), MUST be REGISTERED (:=).
117 >>ERROR : %S%.OUTF specified as combinatorial (=), MUST be REGISTERED (:=).
118 >>ERROR : Unrecognizable next state in state equation %S%.
119 >>WARNING : POWER_UP.OUTF is not defined in this MEALY machine.
119 Output pattern is %S% when you clock this device
119 after power up or reset.
120 >>ERROR : Unrecognizable output in state output equation %S%.
121 >>ERROR : Unrecognizable condition in state equation %S%.
122 >>ERROR : Only output pin is allowed in DEFAULT_OUTPUT statement.
122 Pin %S% is not.
123 >>ERROR : Only output pin is allowed in OUTPUT_HOLD statement.
123 Pin %S% is not.
124 >>ERROR : Only HOLD_STATE, or NEXT_STATE, or a specific state name
124 is allowed after DEFAULT_BRANCH statement.
125 >>ERROR : No .CLKF/.RSTF/.SETF/.TRST are allowed for state %S%.
126 >>ERROR : Illegal output equation for state %S%.
127 >>ERROR : More than 1 local default next state in state %S%.
128 >>ERROR : No default next state in state equation %S%.
130 >>ERROR : Illegal state equation for state %S%.
131 >>ERROR : State %S% has more than 4 next states.
132 >>ERROR : No .CLKF/.RSTF/.SETF/.TRST/.OUTF are allowed after
132 POWER_UP state, no '/' is allowed before it either.
133 >>ERROR : Illegal state name usage, /%S% is not allowed.
134 >>ERROR : State %S% has more than 4 conditions.
135 >>ERROR : Unmatched condition in state %S%'s output and
135 transition equations.
136 >>ERROR : State %S% output has more than 4 conditions.
137 >>ERROR : Only Output pin is allowed in the right hand of state.outf
137 equation. Pin %S% is not a output pin.
138 >>ERROR : Conflict output specified for pin %S% in state.outf
138 equation.
139 >>ERROR : More than one POWER_UP specified in STATE section.
140 >>ERROR : POWER_UP state equation is not specified.
141 >>ERROR : Only sum of products is allowed in the right hand side of
141 condition equation %S%.
142 >>ERROR : PROASM does not support DeMorganizing condition. So
142 /%S% is not allowed.
143 >>ERROR : No .CLKF/.RSTF/.SETF/.TRST/.OUTF are allowed for
143 condition %S%.
144 >>ERROR : Only combinatorial condition is allowed, ':=' is not
144 allowed in condition %S%.
145 >>ERROR : Only input pin is allowed in the right hand of condition
145 equation. Pin %S% is not a input pin.
146 >>ERROR : Not enough products available in processing condition %S%.
151 DEVICE INFO : Current device has total of %I% product terms.
152 DEVICE INFO : Current device has %I% PROM locations.
153 DEVICE INFO : Current device has maximum of %I% product terms
153 for each condition.
161 >>ERROR : Current device doesn't have enough PAL product terms for
161 this design.
162 >>ERROR : Current device doesn't have enough PROM locations for
162 this design.
171 >>WARNING : Overlapping decision in state %S%.
172 Condition %S% overlaps with its following condition(s).
173 >>ERROR : Fatal overlapping decision in state %S%.
174 Same condition %S% causes branching to 2 different states.
181 >>ERROR : There is error in accessing the PALASM2.TRE file.
182 >>ERROR : End of section is encountered unexpectedly.
183 >>ERROR : No more memory left to read in the PALASM2.TRE file.
184 >>ERROR : A previous PALASM2.TRE file has been opened and has not
184 been closed.
185 >>ERROR : PALASM2.TRE file has never been successfully opened.
191 >>ERROR : Prose Definition File open/close error.
192 >>ERROR : Data accessing error in Prose Definition File.
196 >>ERROR : Xplot/Jedec output file open/close error.
197 >>ERROR : Xplot/jedec write error.
198 >>ERROR : Xplot/jedec output file name length is more than %I%.
201 %G% BUILDING DATABASE
202 %G% CHECKING BRANCHING CONDITIONS
203 %G% ASSIGNING STATES & ALLOCATING PRODUCTS
204 %G% ENABLING PRODUCTS
205 %G% ???... Retry :
207 %G% %S% has been successfully processed.
208
208 %G% Warnings : %I%
209 Errors : %I%
210 %G% failed in processing %S%
211
211 %G% JEDEC output is in file %S%.
212 %G% XPLOT output is in file %S%.
213
213 %G% Number of PROM locations used : %I%
214 %G% Number of PAL product terms used : %I%
510 Title :
511 Author :
512 Pattern :
513 Company :
514 Revision :
515 Date :
516 Chip :
517 Name :
520 PAL PLOT
520
525 PAL FUSES BLOWN: %I%
526 out of total %I%
530 PROM PLOT
530
530 ADDRESS NEXT STATE OUTPUT FEEDBACK POL
530 HEX BIN HEX BIN HEX BIN HEX BIN HEX BIN
530
535 PROM FUSES BLOWN: %I%
540 INIT/OE
540 %S%
550 TOTAL PROSE FUSES BLOWN: %I%
561 *******************************************************
561 * S T A T E A S S I G N M E N T I N F O *
561 *******************************************************
561
562 <index> <current state> <fb XOR> <fb PROM> <fb PAL> (<Moore Output>)
562 <condition> -> <index> <next state> (<Mealy Output>)
562 (<condition> -> ...... ) (<Mealy Output>)
562 enable PAL : <enable which PAL product terms>
562
562 index state name POL fb PROM fb PAL output
562 ----- -------------- --- ------- ------ ------
563
563 Number of unconditional branches :
564 Number of 2 way branches :
565 Number of 3 way branches :
566 Number of 4 way branches :
567 Number of total branches :
600 >>ERROR : Simulator message not implemented yet.
605 >>ERROR : Error while initializing the error program.
606 >>ERROR : Transition from POWER_UP state must be specified for Prose devices.
610 >>ERROR : Simulator encountered a system allocation error while
610 attempting to create a dynamic data structure.
615 >>ERROR : There is error in accessing the PALASM2.TRE file.
616 >>ERROR : An error occurred reading from intermediate design file
616 within the state section.
617 >>ERROR : An error occurred reading from intermediate design file
617 within the equation section.
618 >>ERROR : An error occurred reading from intermediate design file
618 within the simulation section.
620 >>ERROR : An error occurred within the text handler.
621 >>ERROR : Text message file index not found. Probable cause is
621 incorrect message file for this version of the simulator.
625 >>ERROR : Simulator could not locate PDF file for device
626 >>ERROR : Simulator detected an error while reading from PDF file.
626 >>ERROR : Simulator detected an unknown error when reading from PDF
626 file.
630 >>ERROR : Internal error detected within history/trace program.
630 Partial History Output.
631 >>ERROR : Internal error detected within history/trace program. Cannot
631 Re-Initialize History.
632 >>ERROR : Internal error detected within history/trace program.
632 Partial Trace Output.
633 >>ERROR : Internal error detected within history/trace program.
633 History Names Not Terminated.
634 >>ERROR : Internal error detected within history/trace program. Trace
634 Names Not Terminated.
635 >>ERROR : Internal error detected within history/trace program. More
635 values written to output than there are names.
636 >>ERROR : Internal error detected within history/trace program. Less
636 values written to output than there are names.
637 >>ERROR : Simulator could not open history file.
638 >>ERROR : Simulator could not open trace file.
640 intermediate file token: %S%
641 unknown intermediate file token: %I%
642 internal token: %S%
643 unknown internal token: %I%
644 signal indicated: %S%
645 expected item: %S%
646 Error occurred while creating history file name.
647 Error occurred while creating trace file name.
648 Error occurred while creating jedec input file name.
649 Error occurred while creating jedec output file name.
650 >>ERROR : Simulator cannot construct file name; name is too long.
651 >>ERROR : Simulator encountered an unknown device type for the PROSE
651 device.
652 >>ERROR : More than one clock is defined in the PROSE PDF file. Extra
652 clockpins will be ignored.
653 >>ERROR : More than one initialize/output enable pin is defined in
653 the PROSE PDF file. Extra pins will be ignored.
654 >>ERROR : Value of condition %S% in state equation is not boolean value.
654 Condition will be ignored.
655 >>ERROR : Three-State control does not evaluate to a boolean value.
655 Control will be ignored.
656 >>ERROR : Condition in WHILE/IF construction does not evaluate to a
656 boolean value. Construction will be ignored.
657 >>ERROR : Trace Qualifier does not evaluate to a boolean value.
657 Trace will be displayed.
658 >>ERROR : Register asynchronous load does not evaluate to a boolean
658 value. Load will be ignored.
659 >>ERROR : Register asynchronous reset does not evaluate to a boolean
659 value. Reset will be ignored.
660 >>ERROR : Register asynchronous set does not evaluate to a boolean
660 value. Set will be ignored.
661 >>ERROR : Register clock does not evaluate to a boolean value.
661 Register will be clocked with a new value.
662 >>ERROR : Unexpected token found when evaluating internal PROSIM
662 equation. This error may indicate internal PROSIM failure
662 and should be reported to the factory.
663 >>ERROR : Simulation cycle prematurely terminated. Circuit did not
663 settle before simulation cycle limit exceeded.
664 >>WARNING : Signal value does not compare with internal simulation
664 value.
665 >>WARNING : Trace output is already on. The TRACE_OFF command will be
665 assumed immediately before this TRACE_ON command.
666 >>WARNING : Unexpected TRACE_OFF. Trace output was not active.
667 >>WARNING : Simulator can not SETF a state register. You should use
667 PRLDF to set state value.
668 >>WARNING : Signal can not be set through the SETF command.
669 >>WARNING : Signal not found or is not a boolean signal in SETF
669 command.
670 >>WARNING : There is not a state register in the simulator to preload.
671 >>WARNING : Signal can not be set through the PRLDF command.
672 >>WARNING : Signal not found or is not a boolean signal in PRLDF
672 command.
673 >>WARNING : There is not a state register in the simulator to check
673 state value against.
674 >>WARNING : Signal not found or is not a boolean signal in CHECKF
674 command.
675 >>WARNING : There is not a state register in the simulator to qualify
675 state name against.
676 >>WARNING : Signal not found or cannot be traced in a TRACE_ON command.
677 >>WARNING : The TRACE_OFF command does not allow arguments.
678 >>ERROR : Unexpected intermediate file data structure encountered
678 during the FOR command.
679 >>ERROR : Unexpected intermediate token encountered in FOR command.
680 >>ERROR : Unexpected intermediate file data structure encountered
680 during construction of boolean/arithmetic expression.
681 >>ERROR : Unexpected intermediate token encountered while
681 constructing an arithmetic expression.
682 >>ERROR : Unexpected intermediate token encountered while
682 constructing a boolean expression.
683 >>WARNING : There is no state register defined within the simulator to
683 test in a boolean equation.
684 >>ERROR : Simulator detected an error when writing to an history or
684 trace file.
685 >>ERROR : Internal error detected within history/trace program.
685 Unknown Object.
686 >>ERROR : Unexpected intermediate file data structure encountered
686 during construction of terminal expression.
687 >>ERROR : Unexpected intermediate file token encountered while
687 constructing a terminal expression.
688 >>ERROR : Multiple prefixes are not allowed for signal or state
688 names.
689 >>ERROR : Multiple suffixes are not allowed for signal or state name
690 >>ERROR : Expected signal usage is not consistant with its earliar
690 definition
691 >>ERROR : Simulator encountered integrity check failure while reading
691 from intermediate page file.
692 >>ERROR : Simulator does not have enough space for state names.
693 >>ERROR : State output element either has a suffix or is an
693 unexpected state value.
694 >>ERROR : Unexpected intermediate file data structure encountered
694 during construction of state output element.
695 >>ERROR : Unexpected intermediate file data structure encountered
695 during construction of next state equation.
696 >>ERROR : Unexpected intermediate file token encountered while
696 constructing next state equation.
697 >>ERROR : Unexpected intermediate file data structure encountered
697 during construction of next state or state output
697 equations.
698 >>ERROR : Unexpected intermediate file data structure encountered
698 during construction of left hand side of next state or
698 state output equations.
699 >>ERROR : Multiple state suffixes found while constructing state
699 equation.
700 >>ERROR : Unexpected intermediate file token encountered while
700 constructing left hand side of a state equation.
701 >>ERROR : Unexpected combination of token on left hand side of state
701 equation. The simulator only accepts:
701
701 state := next state equation
701 or
701 state.OUTF := state output equation.
701
702 >>WARNING : Unexpected internal file token encountered in state
702 section.
703 >>ERROR : Multiple models for state equations can not be specified.
704 >>ERROR : Simulator cannot implement both initialize and enable
704 models.
705 >>WARNING : Too many state output default values are specified. Extra
705 default will be ignored.
706 >>WARNING : Moore model only accepts default output states. Other
706 specifications will be ignored.
707 >>WARNING : Too many next state default values are specified. Extra
707 default will be ignored.
708 >>WARNING : Last next state equation must have an explicit default
708 state specified. Unknown next state will be assumed.
709 >>ERROR : Unexpected internal token encountered.
710 >>ERROR : Unexpected intermediate file data structure encountered
710 during construction of signal equation.
711 >>ERROR : Unexpected intermediate file token encountered while
711 constructing signal equation.
712 >>ERROR : Simulator does not recognize the signal equation type. The
712 simulator currently supports only the following forms:
712
712 signal = equation.
712
713 >>ERROR : Signal already defined.
714 >>ERROR : Simulator does not support registered equations. The
714 simulator currently supports only the following forms
714
714 signal = equation.
714
715 >>WARNING : Signal does not have a definition for this signal. Signal
715 cannot be set because it is not at the device boundary.
716 >>WARNING : Buried registers can never be preloaded.
717 >>ERROR : Unexpected intermediate file token encountered within a
717 default branch command.
718 >>WARNING : Simulator does not have a definition for this signal. It
718 will use a boolean don't care value in its stead.
719 >>ERROR : Unexpected intermediate file token encountered while
719 constructing simulation command.
720 >>WARNING : Prefixes (/ or %) should not be used on arguments to the
720 OUTPUT_HOLD command. The prefixes are being ignored.
721 >>WARNING : Simulator can not CLOCKF a state register. You should use
721 PRLDF to set state value.
722 >>WARNING : Signal can not be set through the CLOCKF command.
723 >>WARNING : Signal not found or is not a boolean signal in CLOCKF
723 command.
724 >>WARNING : CLOCKF command without any arguments. Command will not
724 affect simulation since there is not signal specified to
724 clock.
725 >>ERROR : Simulation section not found in PROSE device specification.
726 >>WARNING : Buried state output can never be preloaded.
727 >>WARNING : TRACE_ON prefix (probably %) not supported by simulator.
727 Prefix will be ignored.
728 >>ERROR : Prose part description file (PDS file) and part definition
728 file (PDF file) pin counts do not agree.
729 >>ERROR : The Prose definition file (PDF file) defines more than one
729 serial diagnostic input/output pin, serial diagnostic
729 clock, serial mode control or device clock pin. This in
729 not supported in the present version of the simulator.
730 >>ERROR : The Prose definition file (PDF file) did not define either
730 the serial diagnostic input/output pin, serial diagnostic
730 clock, serial mode control or device clock pin. This is
730 not supported in the present version of the simulator.
731 >>ERROR : The simulator only supports register outputs on output pins
731 of a Prose device.
732 >>ERROR : The simulator does not allow signals to be defined to VCC,
732 GND and NC pins.
733 >>ERROR : The simulator does not allow definition on either the
733 serial diagnostic input/output pin, serial diagnostic
733 clock, or the serial mode control.
734 >>ERROR : The simulator detected an unknown pin type in the Prose
734 definition file (PDF file).
735 >>ERROR : The simulator does not allow a defined signal (an output)
735 on an input pin.
736 >>ERROR : The simulator does not allow a undefined signal (an input)
736 on an output pin.
737 >>ERROR : The simulator has output more than 512 JEDEC vectors.
738 >>ERROR : The simulator has detected an error during the device
738 simulation and is stopping the generation of JEDEC test
738 vectors.
739 >>ERROR : The simulator has detected too many state bits for this
739 version of the simulator.
740 >>WARNING : The trace output was active and there was not a TRACE_OFF
740 command at the end of the simulation. The simulator will
740 assume a TRACE_OFF.
741 >>ERROR : Unexpected end of file encountered while reading the JEDEC
741 input file.
742 >>ERROR : Too many state value bits were encountered while reading
742 the JEDEC input file.
743 >>ERROR : Unexpected delimiter between the state value and the state
743 name encountered while reading the JEDEC input file.
744 >>ERROR : The simulator could not locate a state name defined within
744 the JEDEC input file with the state names defined within
744 the Prose device specification.
745 >>ERROR : An illegal fuse value was encountered while reading the
745 JEDEC input file.
746 >>WARNING : The JEDEC input file and the Prose definition file do not
746 describe the same device.
747 >>ERROR : The simulator attempted to open the JEDEC input file twice.
748 >>ERROR : The simulator could not close the JEDEC input file.
749 >>ERROR : The simulator could not the JEDEC output file.
750 >>ERROR : The simulator could not close the JEDEC output file.
751 >>ERROR : The simulator has produced a JEDEC test vector which is too
751 long.
752 >>ERROR : An address defined within the JEDEC input file does not
752 match the calculated internal value of this address.
753 >>ERROR : The simulator has encountered an illegal JEDEC file format
753 when copying the JEDEC input file to the JEDEC output file.
760
760 PROSE SIMULATOR, V0.00 A - INITIAL RELEASE VERSION (14-MAR-1986)
760 (C) - COPYRIGHT MONOLITHIC MEMORIES INC., 1986
760
761
761 %G% %S% has been successfully processed
761
762
762 %G% has failed in processing %S%
762
763 %G% Prose Device Specification File: %S%
764 %G% Prose Device Specification Title: %S%
765 %G% Prose Simulator History Output File: %S%
766 %G% Prose Simulator Trace Output File: %S%
767
767 %G% START OF SIMULATION
767
768
768 %G% END OF SIMULATION
768
769
769 %G% READING PROSE DEVICE EQUATIONS
769
770
770 %G% FINISHED READING DEVICE EQUATIONS
770
771
771 JEDEC test vector generation is enabled during this simulation.
771
772
772 Errors encountered while forming PROSE device equations. JEDEC
772 test vectors will not be produced.
772
773 %G% Number of warnings: %I%
774 Number of errors: %I%
775 %G% Prose Simulator Jedec Test Vector File: %S%
776 Caution: history file may not be correct.
777 Caution: trace file may not be correct.
778 Caution: jedec vector file may not be correct.
780
780 PROSE SIMULATOR V0.00
780 (C) - COPYRIGHT MONLITHIC MEMORIES INC., 1986
780 PROSE HIGH LEVEL SIMULATION %S% LISTING
780
781 Title :
782 Author :
783 Pattern :
784 Company :
785 Revision :
786 Date :
787
787 %S%
788 Page : %I%
789 %S%
800
800 END OF PROSE MESSAGE FILE
800