Labels:book | box | bulletin board | monitor | poster | reckoner OCR: CYCLE 6 CYCLE 5 mov ah,ds:[i] cycles) CYCLE FIGURE 5.2 mov ds:[j].ah CYCLE An illustration of the overlap of instruction cycles) execution in the 8088. This figure summa CYCLI rizes the inforation in Figure 5.1 to show the period of time during which each instruc tion occupies the attention of at least some CYCLE part of the 8088 by involvement in instruction fetching, execution, or access to memor, CYCLE operand. It's inappropriatc to count the full rime shown for an instruction as that instruc tion's execution time; times during which ir structions overlap should bc charged to only mov ah, ,ds:[i] one instruction hecause the 8088 increases (40 cycles) overall performance at those times by copro CYCLF cessing Note that bus accesses arc assumed to start cycles before the cycle after which ...
(.png)
