home
***
CD-ROM
|
disk
|
FTP
|
other
***
search
/
messroms.de
/
2007-01-13_www.messroms.de.zip
/
CPU
/
9980
< prev
next >
Wrap
Text File
|
2007-01-13
|
16KB
|
241 lines
----------------------------------------------------------------
| |
| |
| Texas Instruments |
| |
| 99999 99999 88888 000 |
| 9 9 9 9 8 8 0 0 |
| 9 9 9 9 8 8 0 0 0 |
| 999999 999999 88888 0 0 0 |
| 9 9 8 8 0 0 0 |
| 9 9 8 8 0 0 |
| 9999 9999 88888 000 |
| |
| 9980 MICROPROCESSOR Instruction Set Summary |
| |
| |
| |
| |
| |
| _________ _________ |
| ____ _| \__/ |_ _____ |
| HOLD |_|1 40|_| MEMEN |
| _| |_ |
| HOLDA |_|2 39|_| READY |
| _| |_ __ |
| IAQ |_|3 38|_| WE |
| _| |_ |
| A13/CRUOUT |_|4 37|_| CRUCLK |
| _| |_ |
| A12 |_|5 36|_| Vdd |
| _| |_ |
| A11 |_|6 35|_| Vss |
| _| |_ |
| A10 |_|7 34|_| CKIN |
| _| |_ |
| A9 |_|8 33|_| D7 |
| _| |_ |
| A8 |_|9 32|_| D6 |
| _| |_ |
| A7 |_|10 9980 31|_| D5 |
| _| |_ |
| A6 |_|11 30|_| D4 |
| _| |_ |
| A5 |_|12 29|_| D3 |
| _| |_ |
| A4 |_|13 28|_| D2 |
| _| |_ |
| A3 |_|14 27|_| D1 |
| _| |_ |
| A2 |_|15 26|_| D0 |
| _| |_ |
| A1 |_|16 25|_| INT 0 |
| _| |_ |
| A0 |_|17 24|_| INT 1 |
| _| |_ |
| DBIN |_|18 23|_| INT 2 |
| _| |_ ____ |
| CRUIN |_|19 22|_| CLK3 |
| _| |_ |
| Vss |_|20 21|_| Vbb |
| |______________________| |
| |
| |
| |
| |
| |
| |
|Written by Jonathan Bowen |
| Programming Research Group |
| Oxford University Computing Laboratory |
| 8-11 Keble Road |
| Oxford OX1 3QD |
| England |
| |
| Tel +44-865-273840 |
| |
|Created August 1981 |
|Updated April 1985 |
|Issue 1.2 Copyright (C) J.P.Bowen 1985|
----------------------------------------------------------------
----------------------------------------------------------------
|Mnemonic|Code|IXPVCEAL|F|Z|Description |
|--------+----+--------+-+-+-----------------------------------|
|A s,d|A000|---*****|1|Y|Add |
|AB s,d|B000|--******|1|Y|Add Bytes |
|ABS d |0740|---*****|6|Y|Absolute value |
|AI r,i|0220|---*****|8|Y|Add Immediate |
|ANDI r,i|0240|-----***|8|Y|AND Immediate |
|B s |0440|--------|6|N|Branch (PC=d) |
|BL s |0680|--------|6|N|Branch and Link (R11=PC,PC=s) |
|BLWP s |0400|--------|6|N|Branch & Load Workspace Ptr (3) (2)|
|C s,d|8000|-----***|1|N|Compare |
|CB s,d|9000|--*--***|1|N|Compare Bytes |
|CI r,i|0280|-----***|8|N|Compare Immediate |
|CKOF |03C0|--------|7|N|Clock Off |
|CKON |03A0|--------|7|N|Clock On |
|CLR d |04C0|--------|6|N|Clear |
|COC s,r|2000|-----*--|3|N|Compare Ones Corresponding |
|CZC s,r|2400|-----*--|3|N|Compare Zeros Corresponding |
|DEC d |0600|---*****|6|Y|Decrement |
|DECT d |0640|---*****|6|Y|Decrement by Two |
|DIV d,r|3C00|---*----|9|N|Divide |
|IDLE |0340|--------|7|N|Computer Idle |
|INC d |0580|---*****|6|Y|Increment |
|INCT d |05C0|---*****|6|Y|Increment by Two |
|INV d |0540|-----***|6|Y|Invert |
|JEQ a |1300|--------|2|N|Jump if Equal |
|JGT a |1500|--------|2|N|Jump if Greater Than |
|JH a |1B00|--------|2|N|Jump if High |
|JHE a |1400|--------|2|N|Jump if High or Equal |
|JL a |1A00|--------|2|N|Jump if Low |
|JLE a |1200|--------|2|N|Jump if Low or Equal |
|JLT a |1100|--------|2|N|Jump if Less Than |
|JMP a |1000|--------|2|N|Jump unconditionally |
|JNC a |1700|--------|2|N|Jump if No Carry |
|JNE a |1600|--------|2|N|Jump if Not Equal |
|JNO a |1900|--------|2|N|Jump if No Overflow |
|JOC a |1800|--------|2|N|Jump On Carry |
|JOP a |1C00|--------|2|N|Jump if Odd Parity |
|LDCR s,c|3000|--*--***|4|Y|Load Communication Register |
|LI r,i|0200|-----***|8|N|Load Immediate |
|LIMI i |0300|*-------|8|N|Load Interrupt Mask Immediate |
|LREX |03E0|*-------|7|N|Load or Restart Execution |
|LWPI i |02E0|--------|8|N|Load Workspace Pointer Immediate |
|MOV s,d|C000|-----***|1|Y|Move |
|MOVB s,d|D000|--*--***|1|Y|Move Bytes |
|MPY d,r|3800|--------|9|N|Multiply |
|NEG d |0500|---*****|6|Y|Negate |
|NOP |1000|--------| |N|No Operation (pseudo-operation) |
|ORI r,i|0260|-----***|8|Y|OR Immediate |
|RSET |0360|*-------|7|N|Reset |
|RT |0458|--------| |N|Return (replaces 'B *11',pseudo-op)|
|RTWP |0380|????????|7|N|Return Workspace Pointer (4) |
|S s,d|6000|---*****|1|N|Subtract |
|SB s,d|7000|--******|1|N|Subtract Bytes |
|SBO a |1D00|--------|2|N|Set Bit to One |
|SBZ a |1E00|--------|2|N|Set Bit to Zero |
|SETO d |0700|--------|6|N|Set to Ones |
|SLA r,c|0A00|----****|5|Y|Shift Left Arithmetic (1) |
|SOC s,d|E000|-----***|1|Y|Set Ones Corresponding |
|SOCB s,d|F000|-----***|1|Y|Set Ones Corresponding Bytes |
|SRA r,c|0800|----****|5|Y|Shift Right Arithmetic (1) |
|SRC r,c|0800|----****|5|Y|Shift Right Circular (1) |
|SRL r,c|0900|----****|5|Y|Shift Right Logical (1) |
|STCR s,c|3400|--*--***|4|Y|Store Communication Register |
|STST r |02C0|--------|8|N|Store Status Register |
|STWP r |02A0|--------|8|N|Store Workspace Pointer |
|SWPB d |06C0|--------|6|N|Swap Bytes |
|SZC s,d|4000|-----***|1|Y|Set Zeros Corresponding |
|SZCB s,d|5000|-----***|1|Y|Set Zeros Corresponding Bytes |
|TB a |1F00|-----*--|2|N|Test Bit |
|X s |0480|--------|6|N|Execute the instruction at s |
|XOP s,c|2C00|-1------|9|N|Extended Operation (5) (2) |
|XOR s,r|2800|-----***|3|N|Exclusive OR |
|--------+----+--------+-+-+-----------------------------------|
| |XXXX| | | |Hexadecimal opcode (16-bit) |
| | |-*01? | | |Unaffect/affected/reset/set/unknown|
| | | |F| |Format (1-9, see later) |
| | | | |Z|Result compared to zero (Y/N) |
----------------------------------------------------------------
----------------------------------------------------------------
|Mnemonic |IXPVCEAL| |Description |
|-------------+--------+---+-----------------------------------|
| |I | |Interrupt mask (Bits 12-15) |
| X | X | |Extended operation (Bit 6) |
| OP | P | |Odd Parity (Bit 5) |
| OV | V | |Overflow (Bit 4) |
| C | C | |Carry (Bit 3) |
| EQ | E | |Equal (Bit 2) |
| A> | A | |Arithmetic greater than (Bit 1) |
| L> | L| |Logical greater than (Bit 0) |
|--------------------------+-----------------------------------|
| Rn |Workspace register (TT=00) |
| *Rn |Indirect workspace register (TT=01)|
| *Rn+ |Indirect auto increment (TT=11) |
| @nn |Symbolic (direct) |
| nn(Rn) |Indexed (not R0, TT=10) |
| nn |Immediate (TT=10) |
| a |PC relative (PC=PC+2+2*offset) |
| a |CRU relative (PC=CRU+offset) |
|--------------------------+-----------------------------------|
|BES nn |Block Ending with Symbol |
|BSS nn |Block Starting with Symbol |
|BYTE e(,...) |Byte (,byte...) |
|DEFW nn(,...) |Define Word (,word...) |
|EVEN |Even word boundary |
|--------------------------+-----------------------------------|
| CRU |Communication Reg (Bits 4-13, R12) |
| PC |Program Counter (16-bit) |
| Rn |Workspace Register (16-bit) |
| n | ditto (if no mode conflict) |
| WP |Workspace Pointer (16-bit) |
| ST |Status Register (16-bit) |
|--------------------------+-----------------------------------|
| a |Relative address (-128 to +127) |
| c |Count (4-bit, 0 to 15) |
| d |Destination |
| e |8-bit expression (0 to 255) |
| i |Immediate |
| n |Register number (0 to 15) |
| nn |16-bit expression (0 to 65535) |
| r |Workspace register |
| s |Source |
|--------------------------+-----------------------------------|
| 0000H to 0003H |RESET trap vector |
| 0004H to 0013H |Interrupt trap vectors |
| 0040H to 007FH |XOP instruction trap vectors |
| 3FFCH to 3FFFH |LOAD function trap vector |
|--------------------------+-----------------------------------|
| XXXBTTDDDDTTSSSS |Format 1 (Arithmetic) |
| XXXXXXXXOOOOOOOO |Format 2 (Jump) |
| XXXXXXDDDDTTSSSS |Format 3 (Logical) |
| XXXXXXCCCCTTSSSS |Format 4 (CRU) |
| XXXXXXXXCCCCWWWW |Format 5 (Shift) |
| XXXXXXXXXXTTSSSS |Format 6 (Program) |
| XXXXXXXXXXXUUUUU |Format 7 (Control) |
| XXXXXXXXXXXUWWWW |Format 8 (Immediate, word follows) |
| XXXXXXDDDDTTSSSS |Format 9 (MPY,DIV,XOP) |
|--------------------------+-----------------------------------|
| B |Byte indicator (0=word, 1=byte) |
| CCCC |Transfer or shift count |
| DDDD |Destination address |
| OOOOOOOO |Offset (-128 to +127 words) |
| SSSS |Source address |
| TT |Address modifiction |
| U |Unused |
| WWWW |Workspace register number |
| X...X |Op code |
|--------------------------+-----------------------------------|
| (1) |If c=0 bits 12-14 of R0 are used |
| (2) |R13=old WP,R14=old PC,R15=old ST |
| (3) |WP=(s),PC=(s+2) |
| (4) |WP=R13,PC=R14,ST=R15 |
| (5) |WP=(40H+4c),PC=(42H+4c),R11=s |
|--------------------------------------------------------------|
| |
| |
| |
| |
----------------------------------------------------------------
