MESI protocol

<processor> Modified, Exclusive, Shared, Invalid.

A cache consistency protocol where each cache line is marked with one of the four states.

The MESI protocol is used by the Pentium processor.

(05 May 1995)