The instruction location following a control-transfer instruction for a processor which uses delayed control-transfer.