## A. Appendix for asz8 Frankenstein Assembler

#### A.1 Pseudo Operations

## A.1.1 Standard\_Pseudo\_Operation\_Mnemonics

End File Inclusion INCL INCLUDE Τf ΤF Else ELSE End If ENDI Equate EOU Set SET Orq ORG RESERVE RMB Reserve Memory Define Byte Data BYTE DB FCB Define Word Data DW FDB WORD Define String Data FCC STRING Define Character Set Translation CHARSET Define Character Value CHARDEF CHD Use Character Translation CHARUSE

### A.1.2 Machine Dependent Pseudo Operations

### A.1.2.1 Register\_Symbol\_Definitions

Label REG RegisterSymbol
Label REG RegisterSymbol
Label REG expression
Label RREG expression
Label REG
Label RREG

Symbols in the register address space are defined with the REG, and RREG pseudooperations. The symbol in the label field is added to the symbol table as a register symbol. The symbols defined with the REG are single byte registers. The symbols defined with RREG are double registers, and must be on even boundries.

The operand can be in three forms.

When the operand is a register symbol, the label symbol is defined with the same register address as the symbol, with the size determined by which pseudoop is used. Aliases to working registers must use this form.

When the operand is an expression, the label symbol is defined at the value of the expression, with the size determined by which pseudoop is used. The value must be in the range 0 to 127 (or 223 for the UPC register set), or 240

to 255, and must be defined at the first pass.

With no operand, the label symbol is defined at the register address following the previous REG or RREG instruction. If a previous Register Definition used a working register as its operand, the current definition will be in the working set, otherwise it will be in the register file.

Register Symbols must be surrounded by parenthesis when used in expressions.

## A.1.2.2 Register\_Set\_Selection

CPU string

The register set can be specified in the source file with the CPU pseudooperation. The string, delimited by quotes or apostrophes, is scanned for a substring which selects which register set is used. When the program is invoked, this operation is performed on the name of the program, then the -p optional arguement, if any, and then any CPU statements. The last one selects the which subset of the registers the assembler will accept.

Register Architecture	Substrings
z8	86 z8 Z8
Universal Peripheral Controller	UPC upc 9

#### A.2 Instructions

## A.2.1 Instruction\_List

Opcode	Syntax	Selection Criteria
ADC	'@' REGISTER ',' '#' expr	
ADC	REGISTER ',' '#' expr	
ADC	REGISTER ',' '@' REGISTER	
ADC	REGISTER ',' '@' REGISTER	SRCWORK+DSTWORK
ADC	REGISTER ',' REGISTER	
ADC	REGISTER ',' REGISTER	SRCWORK+DSTWORK
ADD	'@' REGISTER ',' '#' expr	
ADD	REGISTER ',' '#' expr	
ADD	REGISTER ',' '@' REGISTER	
ADD	REGISTER ',' '@' REGISTER	SRCWORK+DSTWORK
ADD	REGISTER ',' REGISTER	

Opcode	Syntax	Selection Criteria
ADD	REGISTER ',' REGISTER	SRCWORK+DSTWORK
AND AND AND AND AND AND	'@' REGISTER ',' '#' expr REGISTER ',' '#' expr REGISTER ',' '@' REGISTER REGISTER ',' '@' REGISTER REGISTER ',' REGISTER REGISTER ',' REGISTER	SRCWORK+DSTWORK SRCWORK+DSTWORK
CALL	'@' REGISTER expr	DSTDBL
CCF		
CLR CLR	'@' REGISTER REGISTER	
COM COM	'@' REGISTER REGISTER	
CP CP CP CP CP	'@' REGISTER ',' '#' expr REGISTER ',' '#' expr REGISTER ',' '@' REGISTER REGISTER ',' '@' REGISTER REGISTER ',' REGISTER REGISTER ',' REGISTER	SRCWORK+DSTWORK SRCWORK+DSTWORK
DA DA	'@' REGISTER REGISTER	
DEC DEC	'@' REGISTER REGISTER	
DECW DECW	'@' REGISTER REGISTER	DSTDBL
DI		
DJNZ	REGISTER ',' expr	DSTWORK
EI		
INC INC INC	'@' REGISTER REGISTER REGISTER	DSTWORK
INCW INCW	'@' REGISTER REGISTER	DSTDBL

Opcode	Syntax	Selection Criteria					
IRET							
JP JP JP	'@' REGISTER CONDITION ',' expr expr	DSTDBL					
JR JR	CONDITION ',' expr expr						
LD L	'@' REGISTER ',' '#' expr '@' REGISTER ',' REGISTER '@' REGISTER ',' REGISTER REGISTER ',' '#' expr REGISTER ',' '#' expr REGISTER ',' '@' REGISTER REGISTER ',' '@' REGISTER REGISTER ',' '@' REGISTER REGISTER ',' expr '(' REGISTER ')' expr '(' REGISTER ')' ',' REGISTER	DSTWORK+SRCWORK  DSTWORK  DSTWORK+SRCWORK  DSTWORK  SRCWORK  DSTWORK+SRCWORK  DSTWORK+SRCWORK					
LDC LDC	'@' REGISTER ',' REGISTER REGISTER ',' '@' REGISTER	DSTWORK+SRCWORK DSTWORK+SRCWORK					
LDCI LDCI	'0' REGISTER ',' '0' REGISTER '0' REGISTER ',' '0' REGISTER	DSTDBL+DSTWORK+SRCWORK SRCDBL+DSTWORK+SRCWORK					
LDE LDE	'@' REGISTER ',' REGISTER REGISTER ',' '@' REGISTER	DSTWORK+SRCWORK DSTWORK+SRCWORK					
LDEI LDEI	'@' REGISTER ',' '@' REGISTER '@' REGISTER ',' '@' REGISTER	DSTDBL+DSTWORK+SRCWORK SRCDBL+DSTWORK+SRCWORK					
NOP							
OR OR OR OR OR OR	'@' REGISTER ',' '#' expr REGISTER ',' '#' expr REGISTER ',' '@' REGISTER REGISTER ',' '@' REGISTER REGISTER ',' REGISTER REGISTER ',' REGISTER	SRCWORK+DSTWORK SRCWORK+DSTWORK					
POP POP	'@' REGISTER REGISTER						
PUSH PUSH	'@' REGISTER REGISTER						

Opcode	Syntax	Selection Criteria
RCF		
RET		
RL RL	'@' REGISTER REGISTER	
RLC RLC	'@' REGISTER REGISTER	
RR RR	'@' REGISTER REGISTER	
RRC RRC	'@' REGISTER REGISTER	
SBC SBC SBC SBC SBC	'@' REGISTER ',' '#' expr REGISTER ',' '#' expr REGISTER ',' '@' REGISTER REGISTER ',' '@' REGISTER REGISTER ',' REGISTER	SRCWORK+DSTWORK
SBC SCF	REGISTER ',' REGISTER	SRCWORK+DSTWORK
SRA SRA	'@' REGISTER REGISTER	
SRP	'#' expr	
SUB SUB SUB SUB SUB SUB	'@' REGISTER ',' '#' expr REGISTER ',' '#' expr REGISTER ',' '@' REGISTER REGISTER ',' '@' REGISTER REGISTER ',' REGISTER REGISTER ',' REGISTER	SRCWORK+DSTWORK SRCWORK+DSTWORK
SWAP SWAP	'@' REGISTER REGISTER	
TCM TCM TCM TCM TCM TCM	'@' REGISTER ',' '#' expr REGISTER ',' '#' expr REGISTER ',' '@' REGISTER REGISTER ',' '@' REGISTER REGISTER ',' REGISTER REGISTER ',' REGISTER	SRCWORK+DSTWORK SRCWORK+DSTWORK
TM TM	'@' REGISTER ',' '#' expr REGISTER ',' '#' expr	

Opcode	Syntax	Selection Criteria
TM TM TM TM	REGISTER ',' '@' REGISTER REGISTER ',' '@' REGISTER REGISTER ',' REGISTER REGISTER ',' REGISTER	SRCWORK+DSTWORK SRCWORK+DSTWORK
XOR XOR XOR XOR	'@' REGISTER ',' '#' expr REGISTER ',' '#' expr REGISTER ',' '@' REGISTER REGISTER ',' '@' REGISTER	SRCWORK+DSTWORK
XOR XOR	REGISTER ',' REGISTER REGISTER ',' REGISTER	SRCWORK+DSTWORK

## A.2.2 Selection\_Criteria\_Keywords

DSTWORK	The instruction will use the short form if the register is in the working set.
DSTDBL	The instruction requires that the destination register be a double register.
SRCWORK	The instruction will use the short form if the register is in the working set.
SRCDBL	The instruction requires that the source register be a double register.

A.2.3 Apostrophes The apostrophes in the syntax field are a notation used for the parser generator and are not put in the assembler source statement.

## A.3 Notes

A.3.1 **Registers** Registers are treated as symbols with a different syntactic type than memory addresses. This seperates symbols which would have the same numeric value into the different address spaces, register and memory. Using a symbol that is already defined as a Register as a statement label for an instruction or a SET/EQU will result in a "Syntax Error".

Registers are represented by the reserved symbols R0 thru R15 and RR0 thru RR14 for the working set registers. Other registers are defined with the REG and RREG pseudooperations.

Register Symbols must be surrounded by parenthesis when used in expressions. Converted register values are meaningless as ROM or Data memory addresses. Working set registers have a value between 0e0h and 0efh.

Example

ld r3, #(buffstart)

- A.3.2 **Data\_Memory** ROM and Data memory addresses are not differentiated.
- A.3.3 *Conditions* Conditions are represented by the reserved symbols F, C, NC, Z, NZ, PL, MI, OV, NOV, EQ, NE, GE, LT, GT, LE, UGE, ULT, UGT, ULE

Note that the EQ, NE, GT, LE, GE, LT operators are not available in this assembler, the =, <>, >, <=, >=, < special character representations must be used.

## A.3.4 Reserved\_Symbols

A.3.4.1 Machine\_Dependent\_Reserved\_Symbols AND C DEFINED EQ F GE GT HIGH LE LOW LT MI MOD NC NE NOT NOV NZ OR OV PL R0 R1 R10 R11 R12 R13 R14 R15 R2 R3 R4 R5 R6 R7 R8 R9 RR0 RR10 RR12 RR14 RR2 RR4 RR6 RR8 SHL SHR UGE UGT ULE ULT XOR Z and defined high low mod not or shl shr xor

# CONTENTS

Α.	Apper	ndix fo	r asz8	Frankenstein	Assembler.	 	 	 1
	A.1	Pseudo	Operat	tions		 	 	 1
	A.2	Instru	ctions			 	 	 2
	A.3	Notes.				 	 	 6