## Intel and IBM Microprocessors

PS/2 <sup>®</sup> , ValuePoint™, Th Megahertz	inkPad <sup>®</sup> Paths	Standard Features	ALL 386 SX PROCESSORS AND ABOVE
80386 SX	16 Bit Data Path		Modes Addressable Operating Memory Systems
L40, N51, CL57, 700T 35, 40, 55, 56, 57, 65 16, 20, 25, 33 MHz	32 Bit Processor 24 Bit Address Path	⇒ Address pipelining	REAL     I MB     DOS       PROTECT     Imm     16 MB     OS/2 1.3, Windows 3.X       DOS     Extenders
80386 SL N45, 300 16, 20, 25 MHz 80386 DX	<ul> <li>16 Bit Data Path</li> <li>32 Bit Processor</li> <li>24 Bit Address Path</li> <li>32 Bit Data Path</li> </ul>	<ul> <li>Address pipelining</li> <li>Power management</li> </ul>	NATIVE     4 GB     OS/2 2.X, Windows NT       PROTECT     DOS Extenders, AIX PS/2       VIRTUAL     Multiple     OS/2 2.X, Windows 3.X, NT       8086     640 KB     DOS Extenders
70, P70, 80 16, 20, 25, 33 MHz	32 Bit Processor 32 Bit Address Path	⇒ Address pipelining	AIX PS/2 DOS Merge The <b>386 SX</b> through the Pentium processor all offer
80386 SLC 325T, N51, 56, 57, (Upgrade for 56, 57) 16, 20, 25 MHz	Same as 80386SX except 32 bit data path between – CPU and memory cache <sup>1</sup>	<ul> <li>8 KB internal cache (2 way; write-thru; w/ parity)</li> <li>Optimized instructions</li> <li>Address pipelining</li> <li>Power management</li> </ul>	the same modes which only means that applications run faster on a Pentium. Operating systems and applications written for the 386 family will be compatible with the 486 and Pentium processor. The <b>386 SX</b> and all <b>SLC</b> processors can only address
80486 SLC 700, 700C, 710T 25 MHz	Same as 80386SX except <b>32 bit data path</b> between – CPU and memory cache <sup>1</sup>	<ul> <li>⇒ 16 KB internal cache (4 way; write-thru; w/ parity)</li> <li>⇒ Optimized instructions</li> <li>⇒ Address pipelining</li> <li>⊗ Power management</li> </ul>	<ul> <li>16 MB of memory, although 64 TB of virtual memory, because of its 24 bit address path.</li> <li>The 486 SLC2 and 486 DX2 run twice as fast internally (50 MHz) as externally (25 MHz).</li> <li>The 486 SLC3 runs three times as fast internally</li> </ul>
80486 SLC2 53, 56, 57, 500, 720, 720/C (Upgrade for 56, 57, 700, 700C) 40/20, 50/25 MHz	Same as 80386SX except 32 bit data path between – CPU and memory cache <sup>1</sup>		(75 MHz) as externally (25 MHz). Note 1: Although the <b>SLC's</b> have a 16 bit data bus like the <b>386 SX</b> , the memory cache is integrated on the processor chip (not external) so the memory cache
80486 SLC3 56, 57 (Upgrade for 56, 57) 75/25, 60/20 MHz	Same as 80386SX except <b>32 bit data path</b> between – CPU and memory cache <sup>1</sup>		Lightning processors are developed and manufactured by IBM <sup>®</sup> . Note 2: Effective June 1993, the <b>486 SX</b> , <b>486 DX</b> , and <b>486 DX2</b> (called 'SL Enhanced Intel486 <sup>™</sup>
<b>Blue Lightning</b> 50/25, 66/33 MHz 75/25 MHz	32 Bit Data Path 32 Bit Processor 32 Bit Address Path	<ul> <li>16 KB internal cache         <ul> <li>(4 way ; write-thru; w/ parity)</li> <li>Optimized instructions</li> <li>Address pipelining</li> <li>Power management</li> </ul> </li> </ul>	<ul> <li>microprocessors') includes the 486 SL power mgmt technology called System Management Mode (SMM).</li> <li>Address pipelining: decodes next instruction's address while the current instruction is in progress.</li> <li>Optimized instructions: instructions execute in</li> </ul>
<b>80486 SX</b> 425SX, 433SX 76, 77, 85, 90, 95 16, 20, 25, 33 MHz	<ul><li>32 Bit Data Path</li><li>32 Bit Processor</li><li>32 Bit Address Path</li></ul>	<ul> <li>8 KB internal cache (4 way set; write-thru)</li> <li>Optimized instructions</li> <li>Burst mode bus</li> <li>Power mgmt (after Jun93)<sup>2</sup></li> </ul>	<ul> <li>fewer clock cycles.</li> <li>Burst mode bus: for reads and writes from processor to memory; 4 back-to-back data transfers (usually in 5 cycles); 486 is 128 bits (16 bytes) and Pentium CPU is 256 bits (64 bits x 4; (32 bytes).</li> <li>48651. may not be used by the processor of the processor of the processor of the processor of the processor.</li> </ul>
80486 SL 350, 350C, 750, 750Cs 750C, 750P 25, 33 MHz	<ul> <li>32 Bit Data Path</li> <li>32 Bit Processor</li> <li>32 Bit Address Path</li> <li></li></ul>	<ul> <li>8 KB internal cache (4 way set; write-thru)</li> <li>Math coprocessor</li> <li>Optimized instructions</li> <li>Burst mode bus</li> <li>Power management</li> </ul>	<ul> <li>4365L: may or may not have integrated math coprocessor (can not determine via external appearance). IBM ThinkPad<sup>®</sup> 350/350C have no math coprocessor; ThinkPad 750 family does have a math coprocessor.</li> <li>Intel<sup>®</sup> OverDrive™ Processor: with a single chip upgrade, gives 40% to 70% performance boost without modifying external system clock or memory subsystem. Three types:</li> <li>1) Most 486 SX and 486 DX PC's can be upgraded to a 486 DX2 (168 or 169 pin).</li> <li>2) Systems w/ 238 pin socket may be upgraded to 'Intel OverDrive processor with Pentium processor technology' chip expected in 1994 which will be based on Pentium processor technology. (Code name is P24T; 5.0 volts). Expected to increase performance of a 486 DX2 66/33 about 70%.</li> <li>3) OverDrive processors are being developed for Pentium processor based systems. (273 pin; Code name is P5T).</li> </ul>
<b>80486 DX</b> 433DX, 70, 90 95, P75, 195, 295 25, 33, 50 MHz	32 Bit Data Path 32 Bit Processor 32 Bit Address Path -↔ Math coprocessor std	<ul> <li>≈ 8 KB internal cache (4 way set; write-thru)</li> <li>↔ Math coprocessor</li> <li>⇒ Optimized instructions</li> <li>⇒ Burst mode bus</li> <li>≫ Power mgmt (after Jun93)<sup>2</sup></li> </ul>	
<b>80486 DX2</b> 450DX2, 466DX2, 77, 85, 90, 95 (Upgrade for 76, 77, 85, 425SX, 433SX, 433DX) 40/20, 50/25, 66/33 MHz	32 Bit Data Path 32 Bit Processor 32 Bit Address Path		
<b>Pentium</b> TM P60/D, 95 (Upgrade for 90, 95) 60, 66 MHz	<ul> <li>64 Bit Data Path</li> <li>32 Bit Processor</li> <li>32 Bit Address Path</li> <li></li></ul>	<ul> <li>8 KB internal instruction cache (2 way set; w/ parity)</li> <li>8 KB internal data cache (2 way set; write-back or write-thru; with parity)</li> </ul>	<ul> <li>→ Math coprocessor</li> <li>⇒ Optimized instructions</li> <li>⇒ 2 execute units (superscalar)</li> <li>⇒ Address pipelining</li> <li>⇒ Internal and external parity</li> <li>⇒ Burst mode bus</li> <li>⇒ Dynamic branch prediction</li> <li>* Power management</li> </ul>

All trademarks are the property of their respective owners (listed on Trademark sheet)

No warranties are expressed or implied in this summary (INTEL) Compiled by Roger Dodson, IBM. January 1994