Figure 3-4
Masking interrupts
Figure 3-4 Masking interrupts