

Different Forms of IR

Register Transfer Level (RTL)

The IR Code is at a *lower level* than the TARGET architecture

Example:

IR (RTL style):

```
reg1 := %fp + offset_x
reg2 := *reg1
```

Target:

```
LOAD [%fp+offset_x], reg
```

*Can accommodate different
CPU architectures.
Porting back-end is easier.
Used in “gcc”.*

Different Forms of IR

The Intermediate Representation

- **3-Address Instructions**

Linear sequence of operations

- **Trees**

Will use in “tiling” approach...

Similar to AST, but...

- Greater level of detail

- Closer to target (e.g., specific operations: **IADD**, **FADD**)

Variable addressing is explicit (**%fp+offset_x**)


Indirections (to fetch R-Values) are explicit

IR Code in Tree-Form**Source Code:**

```
x := 123 * a[i];
```

IR Code:


```
t1 := %fp + -4
t2 := %fp + -8
t3 := *t2
t4 := %fp + -12
t5 := *t4
t6 := t5 * 4
t7 := t3 + t6
t8 := *t7
t9 := 123 * t8
*t1 := t9
```

**IR Code in Tree-Form****Source Code:**

```
x := 123 * a[i];
```

IR Code:

```
t1 := %fp + -4
t2 := %fp + -8
t3 := *t2
t4 := %fp + -12
t5 := *t4
t6 := t5 * 4
t7 := t3 + t6
t8 := *t7
t9 := 123 * t8
*t1 := t9
```



Code Generation by Tiling

Assumption:

The Intermediate Representation is in tree-form.

Code Generation via Pattern Matching

Given: A Set of Rules

Pattern → Target Code

Approach: Match patterns against pieces of the tree.

Goal: Cover the entire tree with matches.

(Every matched pattern will indicate
what code to generate.)

Pattern	Replacement	Code Template
	reg	ADD reg, num, reg
	reg	ADD reg, reg, reg
	reg	MUL reg, reg, reg
	reg	LOAD [reg+num], reg
	reg	LOAD [reg], reg
num	reg	SET num, reg


CS-322 Tiling

Pattern	Replacement	Code Template
	done	ST reg, [reg]
	done	ST reg, [reg+num]

© Harry H. Porter, 2006


7

CS-322 Tiling




© Harry H. Porter, 2006

8

Tiling The Tree


© Harry H. Porter, 2006

9

Tiling The Tree


© Harry H. Porter, 2006

10

Tiling The Tree


© Harry H. Porter, 2006

11

Tiling The Tree


© Harry H. Porter, 2006

12

Tiling The Tree


© Harry H. Porter, 2006

13

Tiling The Tree


© Harry H. Porter, 2006

14

Tiling The Tree


© Harry H. Porter, 2006

15


Tiling The Tree

© Harry H. Porter, 2006

16


Tiling The Tree

LOAD [reg], reg

Tiling The Tree


LOAD [reg], reg



Tiling The Tree


© Harry H. Porter, 2006

19

Tiling The Tree


© Harry H. Porter, 2006

20

Tiling The Tree


© Harry H. Porter, 2006

21

Tiling The Tree


© Harry H. Porter, 2006

22

Tiling The Tree


© Harry H. Porter, 2006

23

Tiling The Tree


© Harry H. Porter, 2006

24

Tiling The Tree



© Harry H. Porter, 2006



25



Tiling The Tree

© Harry H. Porter, 2006

26

Tiling The TreeTiling The Tree



Tiling The TreeTiling The Tree

Tiling The Tree

ADD reg, reg, reg

© Harry H. Porter, 2006

31

Tiling The Tree


ST reg, [reg]

© Harry H. Porter, 2006


32


Tiling The Tree

done




ST reg, [reg]

Tiling The Tree

Tiling The Tree



© Harry H. Porter, 2006

35

Tiling The Tree

© Harry H. Porter, 2006

36



Do a Post-Order Tree Traversal

```

ADD  %fp,-4,r1
SET  123,r2
ADD  %fp,-8,r3
LOAD [r3],r4
ADD  %fp,-12,r5
LOAD [r5],r6
SET  4,r7
MULT r6,r7,r8
ADD  r4,r8,r9
LOAD [r9],r10
ADD  r2,r10,r11
ST   r11,[r1]

```

Source Code:

```
x := 123 * a[i];
```

IR Code:

```


t1 := %fp + -4
t2 := %fp + -8
t3 := *t2
t4 := %fp + -12
t5 := *t4
t6 := t5 * 4
t7 := t3 + t6
t8 := *t7
t9 := 123 * t8
*t1 := t9


```

		reg	ADD reg, num, reg
		reg	LOAD [reg], reg
		reg	LOAD [reg+num], reg

*There may be
several ways to
tile the tree!*

LOAD [reg], reg
ADD reg, num, reg





© Harry H. Porter, 2006

41

Adding Costs to the Patterns


- Several ways to tile the tree.
- Want to choose the “best” tiling.
- Give each pattern a “cost”.
 - Based on the instructions to be generated.
 - Some instructions may be more costly.
- The cost of tiling the entire tree?
 - Sum all costs.

Goal:*Find the lowest-cost tiling.*

© Harry H. Porter, 2006

42


CS-322 Tiling



© Harry H. Porter, 2006



43


CS-322 Tiling



© Harry H. Porter, 2006


44



Dynamic Programming Approaches

© Harry H. Porter, 2006

47

Dynamic Programming Approaches

© Harry H. Porter, 2006

48

Dynamic Programming Approaches

May be several ways to tile...

Tiling 1: cost=7, result=reg

Tiling 1: cost=2, result=reg
Tiling 2: cost=0, result=num

Tiling 1: cost=3, result=reg
Tiling 2: cost=4, result=reg

Tiling 1: cost=2, result=reg
Tiling 2: cost=0, result=num

Dynamic Programming Approaches


*May be several ways to tile...
Keep the lowest cost!*

Tiling 1: cost=7, result=reg

Tiling 1: cost=2, result=reg
Tiling 2: cost=0, result=num


Tiling 1: cost=3, result=reg

Tiling 1: cost=2, result=reg
Tiling 2: cost=0, result=num

Dynamic Programming Approaches


© Harry H. Porter, 2006

51

Dynamic Programming Approaches


© Harry H. Porter, 2006

52

Dynamic Programming Approaches

© Harry H. Porter, 2006


53

Dynamic Programming Approaches

© Harry H. Porter, 2006

54

Dynamic Programming Approaches



© Harry H. Porter, 2006

55

Ordering Constraints

The resulting sequence of instructions
There are some ordering dependencies.

A “*partial-order*”
Must do children
before their parents.



© Harry H. Porter, 2006

56


Ordering Constraints

The resulting sequence of instructions
There are some ordering dependencies.

A “*partial-order*”

Must do children

before their parents.




Ordering Constraints

The resulting sequence of instructions
There are some ordering dependencies.

A “*partial-order*”

Must do children

before their parents.



ADD reg,num,reg
LOAD [reg],reg
SET num,reg
MULT reg,reg,reg

ADD reg,num,reg
SET num,reg
LOAD [reg],reg
MULT reg,reg,reg

SET num,reg
ADD reg,num,reg
LOAD [reg],reg
MULT reg,reg,reg

Instruction Scheduling

- Pick an order for the instructions
- Must respect the ordering constraints
- Some sequences may execute faster than others

Instruction Scheduling

- Pick an order for the instructions
- Must respect the ordering constraints
- Some sequences may execute faster than others

Example:

Operations that go to memory take a long time.

When a LOAD is executed...

The CPU will begin the next instruction before LOAD finishes

When the CPU needs the operand

The CPU will “stall” (idle clock cycles inserted)

The Idea:

Execute the LOAD instruction a little sooner

So the result is available when needed.

Example

```

ADD  %fp,-4,r1
SET  123,r2
ADD  %fp,-8,r3
LOAD [r3],r4
ADD  %fp,-12,r5
LOAD [r5],r6 ← A LOAD is done here
SET  4,r7
MULT r6,r7,r8
ADD  r4,r8,r9
LOAD [r9],r10
ADD  r2,r10,r11
ST   r11,[r1]

```

Example

```

ADD  %fp,-4,r1
SET  123,r2
ADD  %fp,-8,r3
LOAD [r3],r4
ADD  %fp,-12,r5
LOAD [r5],r6
SET  4,r7
MULT r6,r7,r8
ADD  r4,r8,r9
LOAD [r9],r10 ← Problem:  
The result of this LOAD is  
needed in the next instruction
ADD  r2,r10,r11
ST   r11,[r1]

```

Example

```

ADD  %fp,-4,r1
SET  123,r2
ADD  %fp,-8,r3
LOAD [r3],r4
ADD  %fp,-12,r5
LOAD [r5],r6
SET  4,r7
MULT r6,r7,r8
ADD  r4,r8,r9
LOAD [r9],r10
ADD  r2,r10,r11
ST   r11,[r1]

```

Note: The result of this instruction is not needed until much later

Example

```

ADD  %fp,-4,r1
SET  123,r2
ADD  %fp,-8,r3
LOAD [r3],r4
ADD  %fp,-12,r5
LOAD [r5],r6
SET  4,r7
MULT r6,r7,r8
ADD  r4,r8,r9
LOAD [r9],r10
ADD  r2,r10,r11
ST   r11,[r1]

```

```

ADD  %fp,-4,r1
ADD  %fp,-8,r3
LOAD [r3],r4
ADD  %fp,-12,r5
LOAD [r5],r6
SET  4,r7
MULT r6,r7,r8
ADD  r4,r8,r9
LOAD [r9],r10
SET  123,r2
ADD  r2,r10,r11
ST   r11,[r1]

```

Reorder the instructions!