Jeff D. Walther

8107 Hillrise Dr. Austin, TX 78759 (512) 345-7759

trag@io.com

Objective

Graduate student with professional design experience seeking full-time employment developing or supporting products or technologies in the fields of integrated circuit design and fabrication, telecommunications or embedded processors.

Education

Master of Science, Electrical Engineering, Expected May 2006

The University of Texas at Austin

Bachelor of Science, Electrical Engineering, May 2000 The University of Texas at Austin, Major GPA: 3.60/4.00

Related Courses

Digital System Design Using VHDL, Real Time Digital Signal Processing Laboratory, Computer Aided Integrated Circuit Design, Analog Integrated Circuit Design (Graduate Level), Microelectronics Fabrication Techniques, Microlithography, Embedded Processor Interfacing and Programming

Experience

06/00 – 11/01 Designer, Synopsys Professional Services Group

Specification to register transfer level (RTL) design of a DDR SDRAM memory controller, including

Verilog coding.

Verilog design of a test bench, using VCS software to verify non-clocked (NC) logic designs. Authored entire design rule check (DRC) deck from scratch in Calibre for IBM's .125 micron SOI

process, using IBM CSOI9S0 Design Manual rules.

Schematic capture design of a CRC encoder/decoder and comparator in non-clocked (NC) logic.

Developed Perl scripts to support design flow process.

05/92 -01/00

Engineering Specialist, Texas Natural Resource Conservation Commission

Analyzed and quantized air pollutant emissions from industry, vehicles and biogenic sources. Developed database applications for Oracle using Crystal Reports and Developer 2000.

Provided PC and LAN support.

Originated, researched, planned and implemented new data management systems as needed.

References

Carl Dobbs, Manager, Synopsys PSG, (512) 372-7584 Michael Solka, Manager, Synopsys PSG, (512) 372-7535

Skills

Verilog logic design and verification

DRC, LVS and extraction with Calibre and X-Calibre

VHDL logic design and FPGA prototyping

Experience in C, C++ & Perl

Accomplishments

Engineer in Training (Fundamentals of Engineering Exam passed)

Licensed to practice law in the state of Texas