

## List of Figures

Figure 1-1 – Example hierarchical bus topology.....	2
Figure 1-2 – Bit and byte ordering.....	3
Figure 1-3 – Example packet format.....	4
Figure 1-4 – Service model.....	6
Figure 1-5 – State machine example.....	6
Figure 1-6 – CSR format specification (example).....	7
Figure 1-7 – Reserved fields.....	9
Figure 3-1 – Module architecture.....	15
Figure 3-2 – Serial Bus Physical Topology.....	16
Figure 3-3 – Serial Bus Addressing.....	17
Figure 3-4 – Serial bus protocol stack.....	18
Figure 3-5 – Transaction services.....	19
Figure 3-6 – Simplified lock model.....	20
Figure 3-7 – Example asynchronous subactions.....	21
Figure 3-8 – Example isochronous subactions.....	21
Figure 3-9 – Link Layer services.....	22
Figure 3-10 – Unified Transaction example.....	22
Figure 3-11 – Split Transaction Example.....	23
Figure 3-12 – Split Transaction using concatenated subactions.....	24
Figure 3-13 – Example concatenated asynchronous subactions.....	24
Figure 3-14 – Example concatenated isochronous subactions.....	24
Figure 3-15 – Cycle Structure.....	25
Figure 3-16 – Data-strobe encoding.....	26
Figure 3-17 – Data-strobe encoder and decoder example.....	27
Figure 3-18 – Fairness interval.....	27
Figure 3-19 – Fair arbitration.....	28
Figure 3-20 – Example cable state after bus initialize.....	29
Figure 3-21 – Tree identify complete.....	30
Figure 3-22 – Example cable state after self identify phase.....	31
Figure 3-23 – Arbitration request.....	31
Figure 3-24 – Arbitration request (continued).....	32
Figure 3-25 – Arbitration grant.....	32
Figure 3-26 – Data prefix.....	33
Figure 3-27 – Start of data transmission.....	33
Figure 3-28 – Cable interface.....	34
Figure 3-29 – Fair/urgent arbitration example.....	36
Figure 4-1 – Cable topology.....	43
Figure 4-2 – Plug body.....	44
Figure 4-3 – Plug section details.....	45
Figure 4-4 – Socket Shell.....	47
Figure 4-5 – Socket shell detail.....	48
Figure 4-6 – Socket insertion detail.....	49
Figure 4-7 – Socket insertion wafer details.....	50
Figure 4-8 – Cable material construction example (for reference only).....	52
Figure 4-9 – Example cable assembly and schematic.....	53
Figure 4-10 – Cable media signal interface configuration.....	65
Figure 4-11 – Differential output test loads.....	66
Figure 4-12 – Common mode current test loads.....	68
Figure 4-13 – Common mode output noise test loads.....	69
Figure 4-14 – Power distribution interface example.....	69

Figure 4-15 – Data-strobe coding.....	71
Figure 4-16 – Self-ID packet format.....	73
Figure 4-17 – Link-on packet format.....	74
Figure 4-18 – PHY configuration packet format.....	75
Figure 4-19 – Cable physical layer architecture.....	78
Figure 4-20 – Bus reset state machine.....	82
Figure 4-21 – Tree ID state machine.....	83
Figure 4-22 – Self ID state machine.....	85
Figure 4-23 – Cable arbitration state machine.....	88
Figure 5-1 – Backplane topology.....	98
Figure 5-2 – Backplane transmit data timing.....	100
Figure 5-3 – Backplane receive data timing.....	101
Figure 5-4 – Arbitration symbol timing.....	104
Figure 5-5 – Data-strobe coding.....	105
Figure 5-6 – Backplane physical layer architecture.....	108
Figure 5-7 – Fairness interval.....	109
Figure 5-8 – Fair arbitration.....	110
Figure 5-9 – Urgent arbitration.....	111
Figure 6-1 – Serial Bus Packets.....	119
Figure 6-2 – Primary packet format.....	120
Figure 6-3 – Asynchronous packet format.....	121
Figure 6-4 – No-data payload primary packet format.....	122
Figure 6-5 – Read Request for Data Quadlet packet format.....	122
Figure 6-6 – Write Response packet format.....	123
Figure 6-7 – Data quadlet payload packet format.....	123
Figure 6-8 – Read Request for Data Block packet format.....	124
Figure 6-9 – Write Request for Data Quadlet packet format.....	124
Figure 6-10 – Cycle Start primary packet format.....	125
Figure 6-11 – Read Response for Data Quadlet packet format.....	125
Figure 6-12 – Data block payload packet format.....	126
Figure 6-13 – Write Request for Data Block packet format.....	127
Figure 6-14 – Lock Request packet format.....	128
Figure 6-15 – Read Response for Data Block packet format.....	129
Figure 6-16 – Lock Response packet format.....	129
Figure 6-17 – Isochronous Data Block packet format.....	130
Figure 6-18 – Acknowledge packet format.....	136
Figure 6-19 – Link Layer packet transmit/receive state machine.....	139
Figure 7-1 – Transaction state machine.....	156
Figure 8-1 – STATE_CLEAR and STATE_SET bus dependent fields.....	161
Figure 8-2 – CYCLE_TIME register format.....	163
Figure 8-3 – BUS_TIME register format.....	163
Figure 8-4 – POWER_FAIL_IMMINENT register format.....	164
Figure 8-5 – POWER_SOURCE register format.....	165
Figure 8-6 – PHY_CONTROL register format.....	165
Figure 8-7 – MONARCH_CONTENTION register format.....	166
Figure 8-8 – UNIT_POWER register format.....	166
Figure 8-9 – Bus_Info_Block format.....	167
Figure 8-10 – Unit_IO_Driver leaf format.....	168
Figure 8-11 – Unit_Init_Power leaf format.....	168
Cable environment arbitration timing.....	169
Arbitration symbol timing derivation.....	171

Figure B-2 – Gap Timing.....	172
Figure C-1 – Example cable state after bus initialize.....	173
Figure C-2 – Tree-ID start, beginning of child handshake.....	174
Figure C-3 – End of child handshake.....	174
Figure C-4 – Parent handshake and start of root contention.....	175
Figure C-5 – End of root contention, and new child handshake start.....	175
Figure C-6 – End of final child handshake and root selection.....	176
Figure C-7 – Final parent handshake.....	176
Figure C-8 – Tree identify complete.....	177
Figure C-9 – Start of self-ID process.....	178
Figure C-10 – First node sends self-ID information.....	178
Figure C-11 – First node finishes self-identify.....	179
Figure C-12 – Start of bus grant for second node self-identify.....	180
Figure C-13 – Finish of bus grant for second node self-identify.....	180
Figure C-14 – Second node self identify.....	181
Figure C-15 – Second node finishes self-identify.....	181
Figure C-16 – Start of grant for third self identify.....	182
Figure C-17 – Completion of grant for third self identify.....	182
Figure C-18 – Example cable state after self identify phase.....	183
Figure C-19 – Topology information after identification of leaf nodes.....	184
Figure C-20 – Topology information after identification of first branch node.....	184
Figure C-21 – Topology information after identification of root node.....	185
Figure C-22 – Example cable transceiver.....	185
Figure D-1 – FASTBUS signal mapping.....	187
Figure E-1 – Socket orientations.....	189
Figure E-2 – Right angle upright through-hole mount.....	191
Figure E-3 – Right angle upright through-hole mount (inverted).....	192
Figure E-4 – Right angle flat surface mount.....	193
Figure E-5 – Right angle flat surface mount (inverted).....	194
Figure F-1 – Connector identifier format.....	195
Figure F-2 – Cable assembly identifier format.....	196
Figure I-1 – PHY-Link interface.....	203
Figure I-2 – LReq timing.....	205
Figure I-3 – Status timing.....	207
Figure I-4 – Transmit timing.....	209
Figure I-5 – Receive timing.....	210
Figure I-6 – Phy register map.....	210
Figure I-7 – Link request state machine.....	212
Figure I-8 – Link general state diagram.....	213
Figure I-9 – Phy general state diagram.....	214
Figure I-10 – Transformer Isolation Barrier Circuit Example.....	215
Figure I-11 – Capacitive Isolation Barrier Circuit Example.....	216
Figure J-1 – Cable test fixture schematic.....	219
Figure J-2 – Test Fixture Graphic Symbol.....	220
Figure J-3 – 100 $\Omega$ to 110 $\Omega$ matching pad.....	220
Figure J-4 – Signal pairs impedance setup calibration.....	221
Figure J-5 – Signal pairs impedance measurement configuration.....	221
Figure J-6 – Signal pairs attenuation and velocity setup calibration.....	223
Figure J-7 – Signal pair attenuation and velocity measurement.....	224
Figure J-8 – Skew setup calibration.....	227
Figure J-9 – Skew measurement.....	228

[Figure J-10 – Power pair DC resistance setup calibration.....](#) 230

[Figure J-11 – Power pair resistance measurement.....](#) 231

[Figure J-12 – Crosstalk setup calibration.....](#) 232

[Figure J-13 – Crosstalk measurement.....](#) 233