

List of Tables

Table 1-1 – Size Notation Examples	3
Table 1-2 – Specific expression summary	4
Table 1-3 – Serial Bus data types	5
Table 1-4 – Example CSR Addressing conventions	7
Table 4-1 – Cable physical layer speed codes	40
Table 4-2 – Performance Group A	55
Table 4-3 – Performance Group B	56
Table 4-4 – Performance Group C	56
Table 4-5 – Performance Group D	57
Table 4-6 – Performance Group E	60
Table 4-7 – Performance Group F	61
Table 4-8 – Performance Group G	62
Table 4-9 – Cable attenuation.	64
Table 4-10 – Differential output signal amplitude	65
Table 4-11 – Differential receive signal amplitude	66
Table 4-12 – TPA common mode output voltage	66
Table 4-13 – TPB common mode input voltage	67
Table 4-14 – Port Status signal condition	67
Table 4-15 – TPB common mode output current and TPA common mode input current	67
Table 4-16 – Arbitration signalling levels	68
Table 4-17 – Differential input impedance	68
Table 4-18 – Cable media data rates	70
Table 4-19 – Output rise and fall times	70
Table 4-20 – Input slope	70
Table 4-21 – Cable environment jitter and skew (ns)	70
Table 4-22 – Arbitration signal generation rules	71
Table 4-23 – Arbitration signal decoding rules	72
Table 4-24 – Cable physical layer transmitted arbitration line states	72
Table 4-25 – Cable physical layer received arbitration line states	73
Table 4-26 – Self-ID packet fields	73
Table 4-27 – Cable PHY timing constants	75
Table 4-28 – Arbitration gap times	76
Table 4-29 – Node variables	76
Table 4-30 – Port variables	77
Table 5-1 – Backplane transmit data timing	101
Table 5-2 – Backplane receive data timing	102
Table 5-3 – Maximum Transceiver Package and Bus Skew	102
Table 5-4 – Arbitration symbol times	104
Table 5-5 – DATA_PREFIX signal transitions after packet transmission	112
Table 5-6 – DATA_END signal transitions after packet transmission	113
Table 6-1 – Summary of Link Layer Services	115
Table 6-2 – Summary of Asynchronous Packet Components	121
Table 6-3 – Maximum data length for primary packets with data block payload	126
Table 6-4 – Data length values for lock requests	128
Table 6-5 – Summary of Isochronous Packet Components	130
Table 6-6 – Maximum data length for isochronous data block primary packets	130
Table 6-7 – Destination ID encoding	131
Table 6-8 – Retry code encoding	132
Table 6-9 – Transaction code encoding	132

Table 6-10 – Extended transaction code encoding	133
Table 6-11 – Response code encoding	134
Table 6-12 – Acknowledge codes	136
Table 7-1 – Summary of Transaction Layer Services	149
Table 7-2 – IEEE 1212 / Serial Bus transaction mapping	157
Table 8-1 – Types of Node Reset	160
Table 8-2 – IEEE 1212 CSR Core Registers	160
Table 8-3 – Serial Bus Dependent Registers	162
Table A-1 – C100-PMD jitter budget (ns)	169
Table A-2 – C200-PMD jitter budget (ns)	169
Table A-3 – 400 Mbit/sec jitter budget (ns)	170
Table A-4 – Port status encoding	183
Table A-5 – Example self-ID packet port status values	183
Table E-1 – Table of socket PCB mounting styles and footprint figures	189
Table H-1 – Internal Device Primary and Secondary Port Pin Allocation	202
Table H-2 – Internal Device Power Connector Pin Allocation	202
Table H-3 – Internal Device Misc. Connector Pin Allocation	202
Table I-1 – Pin description	203
Table I-2 – Ctl[0:1] when phy is driving	204
Table I-3 – CTL[0:1] when the link is driving (upon a grant from the phy)	204
Table I-4 – Bus request format	205
Table I-5 – Read request format	205
Table I-6 – Write request format	205
Table I-7 – Request type field	206
Table I-8 – Request speed field	206
Table I-9 – Status bits	207
Table I-10 – Receive speed code	210
Table I-11 – Phy register fields	211
Table I-12 – Link request state machine inputs	212
Table I-13 – Link request state machine outputs	212
Table I-14 – Link request state machine state definitions	213
Table I-15 – Link general state machine inputs	213
Table I-16 – Link general state machine outputs	214
Table I-17 – Link general state definitions	214
Table I-18 – Phy general state machine inputs	215
Table I-19 – Phy general state machine outputs	215
Table I-20 – Phy general state definitions	215
Table I-21 – AC timing	216
Table J-1 – Connection matrix for signal pairs impedance tests	222
Table J-2 – Connection matrix for power pair impedance tests	229
Table J-3 – Connection matrix for power pair resistance tests	231
Table J-4 – Connection matrix for crosstalk tests	233