



Pentium[®] II Processor Developer's Manual

**243502-001
October 1997**

1997



Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Pentium® II processor may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation
P.O. Box 5937
Denver, CO 80217-9808

or call 1-800-548-4725
or visit Intel's website at <http://www.intel.com>

*Third-party brands and names are the property of their respective owners.



TABLE OF CONTENTS

CHAPTER 1

COMPONENT INTRODUCTION

1.1.	SYSTEM OVERVIEW.....	1-1
1.2.	TERMINOLOGY.....	1-2
1.2.1.	S.E.C. Cartridge Terminology	1-3
1.3.	REFERENCES.....	1-3

CHAPTER 2

MICRO-ARCHITECTURE OVERVIEW

2.1.	FULL CORE UTILIZATION.....	2-2
2.2.	THE PENTIUM® II PROCESSOR PIPELINE	2-3
2.2.1.	The Fetch/Decode Unit.....	2-4
2.2.2.	The Dispatch/Execute Unit.....	2-5
2.2.3.	The Retire Unit	2-6
2.2.4.	The Bus Interface Unit.....	2-7
2.3.	MMX™ TECHNOLOGY AND THE PENTIUM® II PROCESSOR.....	2-9
2.3.1.	MMX™ Technology in the Pentium® II Processor Pipeline.....	2-9
2.3.2.	Caches.....	2-13
2.4.	WRITE BUFFERS	2-14
2.5.	ADDITIONAL INFORMATION	2-14
2.6.	ARCHITECTURE SUMMARY	2-14

CHAPTER 3

SYSTEM BUS OVERVIEW

3.1.	SIGNALING ON THE PENTIUM® II PROCESSOR SYSTEM BUS	3-1
3.2.	SIGNAL OVERVIEW	3-2
3.2.1.	Execution Control Signals	3-2
3.2.2.	Arbitration Signals.....	3-3
3.2.3.	Request Signals	3-5
3.2.4.	Snoop Signals	3-5
3.2.5.	Response Signals.....	3-6
3.2.6.	Data Response Signals.....	3-7
3.2.7.	Error Signals.....	3-7
3.2.8.	Compatibility Signals.....	3-9
3.2.9.	Diagnostic Signals	3-10

CHAPTER 4

DATA INTEGRITY

4.1.	ERROR CLASSIFICATION.....	4-1
4.2.	PENTIUM® II PROCESSOR SYSTEM BUS DATA INTEGRITY ARCHITECTURE ...	4-2
4.2.1.	Bus Signals Protected Directly	4-2
4.2.2.	Bus Signals Protected Indirectly.....	4-3

4.2.3.	Unprotected Bus Signals.....	4-3
4.2.4.	Hard-Error Response.....	4-4
4.2.5.	Pentium® II Processor System Bus Error Code Algorithms	4-4
4.2.5.1.	PARITY ALGORITHM.....	4-4
4.2.5.2.	PENTIUM® II SYSTEM BUS ECC ALGORITHM.....	4-4

**CHAPTER 5
CONFIGURATION**

5.1.	DESCRIPTION.....	5-1
5.1.1.	Output Tristate	5-2
5.1.2.	Built-in Self Test	5-2
5.1.3.	Data Bus Error Checking Policy	5-3
5.1.4.	Response Signal Parity Error Checking Policy.....	5-3
5.1.5.	AERR# Driving Policy	5-3
5.1.6.	AERR# Observation Policy	5-3
5.1.7.	BERR# Driving Policy for Initiator Bus Errors.....	5-3
5.1.8.	BERR# Driving Policy for Target Bus Errors.....	5-3
5.1.9.	Bus Error Driving Policy for Initiator Internal Errors.....	5-4
5.1.10.	BINIT# Driving Policy	5-4
5.1.11.	BINIT# Observation Policy	5-4
5.1.12.	In-Order Queue Pipelining	5-4
5.1.13.	Power-On Reset Vector	5-4
5.1.14.	FRC Mode Enable	5-4
5.1.15.	APIC Mode.....	5-5
5.1.16.	APIC Cluster ID	5-5
5.1.17.	Symmetric Agent Arbitration ID.....	5-5
5.1.18.	Low Power Standby Enable	5-6
5.2.	CLOCK FREQUENCIES AND RATIOS.....	5-6
5.3.	SOFTWARE-PROGRAMMABLE OPTIONS.....	5-7
5.4.	INITIALIZATION PROCESS	5-9

**CHAPTER 6
TEST ACCESS PORT (TAP)**

6.1.	INTERFACE	6-1
6.2.	ACCESSING THE TAP LOGIC.....	6-2
6.2.1.	Accessing the Instruction Register	6-4
6.2.2.	Accessing the Data Registers	6-6
6.3.	INSTRUCTION SET	6-7
6.4.	DATA REGISTER SUMMARY	6-8
6.4.1.	Bypass Register	6-8
6.4.2.	Device ID Register.....	6-8
6.4.3.	BIST Result Boundary Scan Register.....	6-9
6.4.4.	Boundary Scan Register	6-9
6.5.	RESET BEHAVIOR	6-9

**CHAPTER 7
ELECTRICAL SPECIFICATIONS**

7.1.	THE PENTIUM® II PROCESSOR SYSTEM BUS AND VREF	7-1
7.2.	CLOCK CONTROL AND LOW POWER STATES	7-2

- 7.2.1. Normal State — State 1 7-3
- 7.2.2. Auto HALT Power Down State — State 2 7-3
- 7.2.3. Stop-Grant State — State 3 7-3
- 7.2.4. HALT/Grant Snoop State — State 4 7-4
- 7.2.5. Sleep State — State 5 7-4
- 7.2.6. Deep Sleep State — 6 7-5
- 7.2.7. Clock Control and Low Power Modes 7-5
- 7.3. POWER AND GROUND PINS 7-5
- 7.4. DECOUPLING GUIDELINES 7-6
- 7.4.1. Pentium® II Processor VccCORE Decoupling 7-6
- 7.4.2. System Bus GTL+ Decoupling 7-6
- 7.5. SYSTEM BUS CLOCK AND PROCESSOR CLOCKING 7-7
- 7.5.1. Mixing Processors of Different Frequencies 7-9
- 7.6. VOLTAGE IDENTIFICATION 7-9
- 7.7. PENTIUM® II PROCESSOR SYSTEM BUS UNUSED PINS 7-11
- 7.8. PENTIUM® II PROCESSOR SYSTEM BUS SIGNAL GROUPS 7-12
- 7.8.1. Asynchronous vs. Synchronous for System Bus Signals 7-12
- 7.9. TEST ACCESS PORT (TAP) CONNECTION 7-14
- 7.10. MAXIMUM RATINGS 7-14
- 7.11. PROCESSOR SYSTEM BUS DC SPECIFICATIONS 7-14
- 7.12. PENTIUM® II PROCESSOR SYSTEM BUS AC SPECIFICATIONS 7-19

CHAPTER 8

GTL+ INTERFACE SPECIFICATIONS

- 8.1. SYSTEM SPECIFICATION 8-1
- 8.1.1. System Bus Specifications 8-2
- 8.1.2. System AC Parameters: Signal Quality 8-3
- 8.1.2.1. RINGBACK TOLERANCE 8-5
- 8.1.3. AC Parameters: Flight Time 8-7
- 8.2. GENERAL GTL+ I/O BUFFER SPECIFICATION 8-13
- 8.2.1. I/O Buffer DC Specification 8-13
- 8.2.2. I/O Buffer AC Specifications 8-14
- 8.2.3. Determining Clock-to-Out, Setup and Hold 8-14
- 8.2.3.1. CLOCK-TO-OUTPUT TIME, T_{CO} 8-14
- 8.2.3.2. MINIMUM SETUP AND HOLD TIMES 8-16
- 8.2.3.3. RECEIVER RINGBACK TOLERANCE 8-19
- 8.2.4. System-Based Calculation of Required Input and Output Timings 8-19
- 8.2.4.1. CALCULATING TARGET T_{FLIGHT_MAX} 8-19
- 8.2.4.2. CALCULATING TARGET T_{HOLD} 8-20
- 8.3. PACKAGE SPECIFICATION 8-20

CHAPTER 9

SIGNAL QUALITY SPECIFICATIONS

- 9.1. SYSTEM BUS CLOCK (BCLK) SIGNAL QUALITY SPECIFICATIONS 9-1
- 9.2. GTL+ SIGNAL QUALITY SPECIFICATIONS 9-3
- 9.3. NON-GTL+ SIGNAL QUALITY SPECIFICATIONS 9-3
- 9.3.1. Overshoot/Undershoot Guidelines 9-3
- 9.3.2. Ringback Specification 9-4
- 9.3.3. Settling Limit Guideline 9-5

CHAPTER 10

THERMAL SPECIFICATIONS AND DESIGN CONSIDERATIONS

10.1. THERMAL SPECIFICATIONS	10-1
10.2. PENTIUM® II PROCESSOR THERMAL ANALYSIS	10-2
10.2.1. Thermal Solution Performance.....	10-2
10.2.2. Measurements for Thermal Specifications.....	10-3
10.2.2.1. THERMAL PLATE TEMPERATURE MEASUREMENT	10-3
10.2.2.2. COVER TEMPERATURE MEASUREMENT	10-5
10.3. THERMAL SOLUTION ATTACH METHODS	10-6
10.3.1. Heatsink Clip Attach	10-7
10.3.2. Rivscrew* Attach	10-9

CHAPTER 11

S.E.C. CARTRIDGE MECHANICAL SPECIFICATIONS

11.1. S.E.C. CARTRIDGE MATERIALS INFORMATION	11-1
11.2. PROCESSOR EDGE FINGER SIGNAL LISTING.....	11-13

CHAPTER 12

BOXED PROCESSOR SPECIFICATIONS

12.1. INTRODUCTION.....	12-1
12.2. MECHANICAL SPECIFICATIONS	12-2
12.2.1. Boxed Processor Fan/Heatsink Dimensions.....	12-2
12.2.2. Boxed Processor Fan/Heatsink Weight.....	12-4
12.2.3. Boxed Processor Retention Mechanism and Fan/Heatsink Support.....	12-4
12.3. BOXED PROCESSOR REQUIREMENTS.....	12-8
12.3.1. Fan/Heatsink Power Supply	12-8
12.4. THERMAL SPECIFICATIONS	12-10
12.4.1. Boxed Processor Cooling Requirements	12-10

CHAPTER 13

INTEGRATION TOOLS

13.1. IN-TARGET PROBE (ITP) FOR THE PENTIUM® II PROCESSOR	13-1
13.1.1. Primary Function	13-1
13.1.2. Debug Port Connector Description	13-2
13.1.3. Debug Port Signal Descriptions.....	13-2
13.1.4. Debug Port Signal Notes.....	13-3
13.1.4.1. SIGNAL NOTE 1: DBRESET#.....	13-3
13.1.4.2. SIGNAL NOTE 5: TDO AND TDI.....	13-3
13.1.4.3. SIGNAL NOTE 7: TCK.....	13-7
13.1.5. Debug Port Layout.....	13-8
13.1.5.1. SIGNAL QUALITY NOTES.....	13-10
13.1.5.2. DEBUG PORT CONNECTOR	13-10
13.1.6. Using Boundary Scan to Communicate to the Processor.....	13-11
13.2. INTEGRATION TOOL CONSIDERATIONS	13-11
13.2.1. Integration Tool Mechanical Keepouts.....	13-11
13.2.2. Pentium® II Processor LAI System Design Considerations	13-11

**CHAPTER 14
ADVANCED FEATURES**

14.1. ADDITIONAL INFORMATION14-1

**APPENDIX A
SIGNALS REFERENCE**

Figures

Figure	Title	Page
1-1.	Second Level Cache Implementations	1-2
2-1.	Three Engines Communicating Using an Instruction Pool.....	2-1
2-2.	A Typical Pseudo Code Fragment.....	2-2
2-3.	The Three Core Engines Interface with Memory via Unified Caches.....	2-3
2-4.	Inside the Fetch/Decode Unit.....	2-4
2-5.	Inside the Dispatch/Execute Unit.....	2-5
2-6.	Inside the Retire Unit	2-7
2-7.	Inside the Bus Interface Unit.....	2-8
2-8.	Out of Order Core and Retirement Pipeline.....	2-10
2-9.	Out-of-Order Core and Retirement Pipeline	2-12
3-1.	Latched Bus Protocol.....	3-1
5-1.	Hardware Configuration Signal Sampling	5-1
6-1.	Simplified Block Diagram of Processor TAP Logic.....	6-2
6-2.	TAP Controller Finite State Machine	6-3
6-3.	Processor TAP Instruction Register	6-5
6-4.	Operation of the Processor TAP Instruction Register.....	6-5
6-5.	TAP Instruction Register Access.....	6-6
7-1.	GTL+ Bus Topology.....	7-1
7-2.	Stop Clock State Machine.....	7-2
7-3.	Timing Diagram of Clock Ratio Signals.....	7-7
7-4.	Example Schematic for Clock Ratio Pin Sharing.....	7-8
7-5.	BCLK to Core Logic Offset.....	7-25
7-6.	BCLK, PICCLK, TCK Generic Clock Waveform	7-25
7-7.	System Bus Valid Delay Timings.....	7-26
7-8.	System Bus Setup and Hold Timings	7-26
7-9.	FRC Mode BCLK to PICCLK Timing	7-27
7-10.	System Bus Reset and Configuration Timings.....	7-27
7-11.	Power-On Reset and Configuration Timings.....	7-28
7-12.	Test Timings (TAP Connection)	7-29
7-13.	Test Reset Timings.....	7-29
8-1.	Example Terminated Bus with GTL+ Transceivers	8-2
8-2.	Receiver Waveform Showing Signal Quality Parameters.....	8-3
8-3.	Low to High GTL+ Receiver Ringback Tolerance	8-5
8-4.	Standard Input Hi-to-Lo Waveform for Characterizing Receiver Ringback Tolerance.....	8-6
8-5.	Measuring Nominal Flight Time	8-8
8-6.	Flight Time of a Rising Edge Slower than 0.3V/ns	8-9
8-7.	Extrapolated Flight Time of a Non-Monotonic Rising Edge	8-10
8-8.	Extrapolated Flight Time of a Non-Monotonic Falling Edge.....	8-11
8-9.	Test Load for Measuring Output AC Timings.....	8-15
8-10.	Clock to Output Data Timing (TCO)	8-15

- 8-11. Standard Input Lo-to-Hi Waveform for Characterizing Receiver Setup Time 8-17
- 8-12. Standard Input Hi-to-Lo Waveform for Characterizing Receiver Setup Time 8-18
- 9-1. BCLK, TCK PICCLK Generic Clock Waveform at the Processor Edge Fingers 9-2
- 9-2. Non-GTL+ Overshoot/Undershoot and Ringback Tolerance 9-4
- 10-1. Processor S.E.C. Cartridge Thermal Plate 10-1
- 10-2. Processor Thermal Plate Temperature Measurement Location 10-4
- 10-3. Technique for Measuring TPLATE with 0° Angle Attachment 10-4
- 10-4. Technique for Measuring TPLATE with 90° Angle Attachment 10-5
- 10-5. Guideline Locations for Cover Temperature (TCOVER) Thermocouple Placement 10-6
- 10-6. Heatsink Attachment Mechanism Design Space 10-7
- 10-7. Processor with an Example Low Profile Heatsink Attached using Spring Clips 10-8
- 10-8. Processor with an Example Full Height Heatsink Attached using Spring Clips 10-8
- 10-9. Heatsink Recommendations and Guidelines for Use with Rivscrews* 10-9
- 10-10. Heatsink, Rivscrew* and Thermal Plate Recommendations and Guidelines 10-9
- 10-11. General Rivscrew* Heatsink Mechanical Recommendations 10-10
- 11-1. S.E.C. Cartridge—Thermal Plate and Cover Side Views 11-3
- 11-2. S.E.C. Cartridge Top and Side View 11-4
- 11-3. S.E.C. Cartridge Bottom Side View 11-5
- 11-4. S.E.C. Cartridge Thermal Plate Side Dimensions 11-6
- 11-5. S.E.C. Cartridge Thermal Plate Flatness Dimensions 11-6
- 11-6. S.E.C. Cartridge Thermal Plate Attachment Detail Dimensions 11-7
- 11-7. S.E.C. Cartridge Latch Arm, Thermal Plate Lug and Cover Lug Dimensions 11-8
- 11-8. S.E.C. Cartridge Latch Arm, Cover and Thermal Plate Detail Dimensions 11-9
- 11-9. S.E.C. Cartridge Substrate Dimensions (Skirt not shown for clarity) 11-10
- 11-10. S.E.C. Cartridge Substrate Dimensions, Cover Side View 11-10
- 11-11. S.E.C. Cartridge Substrate—Detail A 11-11
- 11-12. S.E.C. Cartridge Mark Locations (Processor Markings) 11-12
- 12-1. Conceptual Boxed Pentium® II Processor in Retention Mechanism 12-2
- 12-2. Side View Space Requirements for the Boxed Processor (Fan/heatsink supports not shown) 12-3
- 12-3. Front View Space Requirements for the Boxed Processor 12-3
- 12-4. Top View Space Requirements for the Boxed Processor 12-4
- 12-5. Heatsink Support Hole Locations and Sizes 12-6
- 12-6. Side View Space Requirements for Boxed Processor Fan/Heatsink Supports 12-7
- 12-7. Top View Space Requirements for Boxed Processor Fan/Heatsink Supports 12-8
- 12-8. Boxed Processor Fan/Heatsink Power Cable Connector Description 12-9
- 12-9. Recommended Motherboard Power Header Placement Relative to Fan Power Connector and Slot 1 12-10
- 13-1. Hardware Components of the ITP 13-2
- 13-2. GTL+ Signal Termination 13-3
- 13-3. TCK/TMS with Series and Parallel Termination, Single Processor Configuration 13-6
- 13-4. TCK/TMS with Daisy Chain Configuration, 2-Way MP Configuration 13-7
- 13-5. TCK with Daisy Chain Configuration 13-8
- 13-6. Generic DP System Layout for Debug Port Connection 13-9
- 13-7. Debug Port Connector on Thermal Plate Side of Circuit Board 13-10
- 13-8. Hole Positioning for Connector on Thermal Plate Side of Circuit Board 13-10
- 13-9. Processor System where Boundary Scan is Not Used 13-11
- 13-10. LAI Probe Input Circuit 13-12
- 13-11. Pentium® II Processor Integration Tool Mechanical Keep Out Volume—Thermal Plate Side View 13-13
- 13-12. Pentium® II Processor Integration Tool Mechanical Keep Out Volume—Cover Side View 13-14

13-13. Pentium® II Processor Integration Tool Mechanical Keep Out Volume—
Side View13-15

A-1. PWGOOD Relationship at Power-On..... A-11

Tables

Table	Title	Page
2-1.	Pentium® II Processor Execution Unit Pipelines.....	2-13
3-1.	Execution Control Signals.....	3-2
3-2.	Arbitration Signals.....	3-4
3-3.	Request Signals.....	3-5
3-4.	Snoop Signals.....	3-5
3-5.	Response Signals.....	3-6
3-6.	Data Phase Signals.....	3-7
3-7.	Error Signals.....	3-7
3-8.	PC Compatibility Signals.....	3-9
3-9.	Diagnostic Support Signals.....	3-10
4-1.	Direct Bus Signal Protection.....	4-2
5-1.	APIC Cluster ID Configuration for the Pentium® II Processor Family 1.....	5-5
5-2.	Pentium® II Processor Bus BREQ[1:0]# Interconnect (Two Agents).....	5-5
5-3.	Arbitration ID Configuration with Processors Supporting BR[1:0]# 1.....	5-6
5-4.	Pentium® II Processor Family Power-On Configuration Register.....	5-7
5-5.	Pentium® II Processor Family Power-On Configuration Register APIC Cluster ID Bit Field.....	5-8
5-6.	Pentium® II Processor Family Power-On Configuration Register Arbitration ID Configuration.....	5-8
5-7.	Pentium® II Processor Family Power-On Configuration Register Bus Frequency to Core Frequency Ratio Bit Field.....	5-8
6-1.	1149.1 Instructions in the Processor TAP.....	6-7
6-2.	TAP Data Registers.....	6-8
6-3.	Device ID Register.....	6-9
6-4.	TAP Reset Actions.....	6-9
7-1.	Core Frequency to System Bus Multiplier Configuration.....	7-7
7-2.	Voltage Identification Definition (1, 2, 3).....	7-10
7-3.	Recommended Pull-Up Resistor Values (Approximate) for CMOS Signals.....	7-11
7-4.	Pentium® II Processor/Slot 1 System Bus Signal Groups.....	7-13
7-5.	Pentium® II Processor Absolute Maximum Ratings.....	7-15
7-6.	Pentium® II Processor/Slot 1 Connector Voltage/Current Specifications.....	7-16
7-7.	GTL+ Signal Groups DC Specifications.....	7-18
7-8.	Non-GTL+ Signal Groups DC Specifications.....	7-18
7-9.	System Bus AC Specifications (Clock) (1, 2).....	7-20
7-10.	Valid Pentium® II Processor System Bus, Core Frequency and Cache Bus Frequencies (1, 2).....	7-21
7-11.	Pentium® II Processor System Bus AC Specifications (GTL+ Signal Group).....	7-21
7-12.	Pentium® II Processor System Bus AC Specifications (CMOS Signal Group).....	7-22
7-13.	System Bus AC Specifications (Reset Conditions).....	7-22
7-14.	System Bus AC Specifications (APIC Clock and APIC I/O) (1, 2).....	7-23
7-15.	System Bus AC Specifications (TAP Connection) (1).....	7-24
8-1.	Pentium® II Processor GTL+ Bus Specifications (1).....	8-3
8-2.	Specifications for Signal Quality.....	8-4
8-3.	I/O Buffer DC Parameters.....	8-13

8-4.	I/O Buffer AC Parameters	8-14
9-1.	BCLK Signal Quality Specifications	9-1
9-2.	GTL+ Signal Groups Ringback Tolerance	9-3
9-3.	Signal Ringback Specifications for Non-GTL+ Signals	9-5
10-1.	Pentium® II Processor Thermal Design Specifications (1)	10-2
10-2.	Example Thermal Solution Performance for 266 MHz Pentium® II Processor at Thermal Plate Power of 37.0 Watts	10-3
11-1.	S.E.C. Cartridge Materials	11-2
11-2.	Description Table for Processor Markings	11-12
11-3.	Signal Listing in Order by Pin Number	11-13
11-4.	Signal Listing in Order by Signal Name	11-18
12-1.	Boxed Processor Fan/Heatsink Spatial Dimensions	12-4
12-2.	Boxed Processor Fan/Heatsink Support Dimensions	12-5
12-3.	Fan/Heatsink Power and Signal Specifications	12-9
13-1.	Debug Port Pinout Description and Requirements 1	13-4
A-1.	BR0#(I/O), BR1#, BR2#, BR3# Signals Rotating Interconnect	A-4
A-2.	BR[3:0]# Signal Agent IDs	A-4
A-3.	Burst Order Used for Pentium® II Processor Bus Line Transfers	A-5
A-4.	Slot 1 Occupation Truth Table	A-13
A-5.	Output Signals (1)	A-16
A-6.	Input Signals (1)	A-17
A-7.	Input/Output Signals (Single Driver)	A-18
A-8.	Input/Output Signals (Multiple Drivers)	A-18



1

Component Introduction



CHAPTER 1

COMPONENT INTRODUCTION

1.1. SYSTEM OVERVIEW

The Pentium® II processor is the next in the Intel386™, Intel486™, Pentium and Pentium Pro line of Intel processors. The Pentium II and Pentium Pro processors are members of the P6 family of processors, which includes all of the Intel Architecture processors that implement Intel's dynamic execution micro-architecture. The dynamic execution micro-architecture incorporates a unique combination of multiple branch prediction, data flow analysis, and speculative execution, which enables the Pentium II processor to deliver higher performance than the Pentium family of processors, while maintaining binary compatibility with all previous Intel Architecture processors. The Pentium II processor also incorporates Intel's MMX™ technology, for enhanced media and communication performance. To aid in the design of energy efficient computer systems, Pentium II processor offers multiple low-power states such as AutoHALT, Stop-Grant, Sleep and Deep Sleep, to conserve power during idle times.

The Pentium II processor utilizes the same multi-processing system bus technology as the Pentium Pro processor. This allows for a higher level of performance for both uni-processor and two-way multi-processor (2-way MP) systems. Memory is cacheable for up to 512 MB of addressable memory space, allowing significant headroom for business desktop systems.

The Pentium II processor system bus operates in the same manner as the Pentium Pro processor system bus. The Pentium II processor system bus uses GTL+ signal technology. The Pentium II processor deviates from the Pentium Pro processor by using commercially available die for the L2 cache. The L2 cache (the TagRAM and pipelined burst synchronous static RAM (BSRAM) memories) are now multiple die. Transfer rates between the Pentium II processor core and the L2 cache are one-half the processor core clock frequency and scale with the processor core frequency. Both the TagRAM and BSRAM receive clocked data directly from the Pentium II processor core. As with the Pentium Pro processor, the L2 cache does not connect to the Pentium II processor system bus (see Figure 1-1). As with the Pentium Pro processor, the Pentium II processor has a dedicated cache bus, thus maintaining the dual independent bus architecture to deliver high bus bandwidth and high performance (see Figure 1-1).

The Pentium II processor utilizes Single Edge Contact (S.E.C.) cartridge packaging technology. The S.E.C. cartridge allows the L2 cache to remain tightly coupled to the processor, while enabling use of high volume commercial SRAM components. The L2 cache is performance optimized and tested at the package level. The S.E.C. cartridge utilizes surface mount technology and a substrate with an edge finger connection. The S.E.C. cartridge introduced on the Pentium II processor will also be used in future Slot 1 processors.




Figure 1-1. Second Level Cache Implementations

The S.E.C. cartridge has the following features: a thermal plate, a cover and a substrate with an edge finger connection. The thermal plate allows standardized heatsink attachment or customized thermal solutions. The full enclosure also protects the surface mount components. The edge finger connection maintains socketability for system configuration. The edge finger connector is notated as 'Slot 1 connector' in this and other documentation.

1.2. TERMINOLOGY

In this document, a '#' symbol after a signal name refers to an active low signal. This means that a signal is in the active state (based on the name of the signal) when driven to a low level. For example, when FLUSH# is low, a flush has been requested. When NMI is high, a non-maskable interrupt has occurred. In the case of signals where the name does not imply an active state but describes part of a binary sequence (such as address or data), the '#' symbol implies that the signal is inverted. For example, D[3:0] = 'HLHL' refers to a hex 'A', and D#[3:0] = 'LHLH' also refers to a hex 'A' (H= High logic level, L= Low logic level).

The term "system bus" refers to the interface between the processor, system core logic (a.k.a. the core logic components) and other bus agents. The system bus is a multiprocessing interface to processors, memory and I/O. The term "cache bus" refers to the interface between the processor and the L2 cache components (TagRAM and BSRAMs). The cache bus does NOT connect to the system bus, and is not visible to other agents on the system bus.

When signal values are referenced in tables, a 0 indicates inactive and a 1 indicates active. 0 and 1 **do not** reflect voltage levels. A # after a signal name indicates active low. An entry of 1 for ADS# means that ADS# is active, with a low voltage level.

1.2.1. S.E.C. Cartridge Terminology

The following terms are used often in this document and are explained here for clarification:

- **Pentium® II Processor** — The entire product including internal components, substrate, thermal plate and cover.
- **S.E.C. Cartridge** — The new processor packaging technology is called a “Single Edge Contact cartridge.”
- **Processor Substrate** — The structure on which the components are mounted inside the S.E.C. cartridge (with or without components attached).
- **Processor Core** — The processor’s execution engine.
- **Thermal Plate** — The surface used to connect a heatsink or other thermal solutions to the processor.
- **Cover** — The processor casing on the opposite side of the thermal plate.
- **Latch Arms** — A processor feature that can be utilized as a means for securing the processor in the retention mechanism.

Additional terms referred to in this and other related documentation:

- **Slot 1** — The connector that the S.E.C. cartridge plugs into, just as the Pentium® Pro processor uses Socket 8.
- **Retention Mechanism** — A mechanical piece which holds the package in the Slot 1 connector.
- **Heatsink Support** — The support pieces that are mounted on the motherboard to provide added support for heatsinks.

The L2 cache (TagRAM, BSRAM) dies keep standard industry names.

1.3. REFERENCES

The reader of this specification should also be familiar with material and concepts presented in the following documents:

- AP-485, *Intel Processor Identification with the CPUID Instruction* (Order Number 241618)
- AP-585, *Pentium® II Processor GTL+ Guidelines* (Order Number 243330)
- AP-586, *Pentium® II Processor Thermal Design Guidelines* (Order Number 243331)
- AP-587, *Pentium® II Processor Power Distribution Guidelines* (Order Number 243332)
- AP-588, *Mechanical and Assembly Technology for S.E.C. Cartridge Processors* (Order Number 243333)
- AP-589, *Pentium® II Processor Electro-Magnetic Interference* (Order Number 243334)

- *Pentium® II Processor Specification Update* (Order Number 243337)
- *Pentium® II Processor I/O Buffer Models*, IBIS Format (Electronic Form)
- *Intel Architecture Software Developer's Manual*
 - Volume I: Basic Architecture* (Order Number 243190)
 - Volume II: Instruction Set Reference* (Order Number 243191)
 - Volume III: System Programming Guide* (Order Number 243192)



2

Micro-Architecture Overview



CHAPTER 2 MICRO-ARCHITECTURE OVERVIEW

The Pentium II processor uses the same **dynamic execution micro-architecture** as the other members of P6 family of Intel Architecture processors. This three-way superscalar, pipelined micro-architecture features a decoupled, multi-stage superpipeline, which trades less work per pipestage for more stages. The Pentium II processor, for example, has twelve stages with a pipestage time 33 percent less than the Pentium processor, which helps achieve a higher clock rate on any given manufacturing process.

The approach used in the P6 family micro-architecture removes the constraint of linear instruction sequencing between the traditional “fetch” and “execute” phases, and opens up a wide instruction window using an instruction pool. This approach allows the “execute” phase of the processor to have much more visibility into the program instruction stream so that better scheduling may take place. It requires the instruction “fetch/decode” phase of the processor to be much more efficient in terms of predicting program flow. Optimized scheduling requires the fundamental “execute” phase to be replaced by decoupled “dispatch/execute” and “retire” phases. This allows instructions to be started in any order but always be completed in the original program order. Processors in the P6 family may be thought of as three independent engines coupled with an instruction pool as shown in Figure 2-1.




Figure 2-1. Three Engines Communicating Using an Instruction Pool

2.1. FULL CORE UTILIZATION

The three independent-engine approach was taken to more fully utilize the processor core. Consider the pseudo code fragment in Figure 2-2:

```
r1 <= mem [r0] /* Instruction 1 */
r2 <= r1 + r2 /* Instruction 2 */
r5 <= r5 + 1 /* Instruction 3 */
r6 <= r6 - r3 /* Instruction 4 */
```

000922

Figure 2-2. A Typical Pseudo Code Fragment

The first instruction in this example is a load of r1 that, at run time, causes a cache miss. A traditional processor core must wait for its bus interface unit to read this data from main memory and return it before moving on to instruction 2. This processor stalls while waiting for this data and is thus being under-utilized.

To avoid this memory latency problem, a P6 family processor “looks-ahead” into the instruction pool at subsequent instructions and does useful work rather than stalling. In the example in Figure 2-2, instruction 2 is not executable since it depends upon the result of instruction 1; however both instructions 3 and 4 have no prior dependencies and are therefore executable. The processor executes instructions 3 and 4 out-of-order. The results of this out-of-order execution can not be committed to permanent machine state (i.e., the programmer-visible registers) immediately since the original program order must be maintained. The results are instead stored back in the instruction pool awaiting in-order retirement. The core executes instructions depending upon their readiness to execute, and not on their original program order, and is therefore a true dataflow engine. This approach has the side effect that instructions are typically executed out-of-order.

The cache miss on instruction 1 will take many internal clocks, so the core continues to look ahead for other instructions that could be speculatively executed, and is typically looking 20 to 30 instructions in front of the instruction pointer. Within this 20 to 30 instruction window there will be, on average, five branches that the fetch/decode unit must correctly predict if the dispatch/execute unit is to do useful work. The sparse register set of an Intel Architecture (IA) processor will create many false dependencies on registers so the dispatch/execute unit will rename the Intel Architecture registers into a larger register set to enable additional forward progress. The Retire Unit owns the programmer’s Intel Architecture register set and results are only committed to permanent machine state in these registers when it removes completed instructions from the pool in original program order.

Dynamic Execution technology can be summarized as optimally adjusting instruction execution by predicting program flow, having the ability to speculatively execute instructions in any order, and then analyzing the program’s dataflow graph to choose the best order to execute the instructions.

2.2. THE PENTIUM® II PROCESSOR PIPELINE

In order to get a closer look at how the P6 family micro-architecture implements Dynamic Execution, Figure 2-3 shows a block diagram of the Pentium II processor with cache and memory interfaces. The “Units” shown in Figure 2 represent stages of the Pentium II processor pipeline.




Figure 2-3. The Three Core Engines Interface with Memory via Unified Caches

- The **FETCH/DECODE** unit: An in-order unit that takes as input the user program instruction stream from the instruction cache, and decodes them into a series of μ operations (μ ops) that represent the dataflow of that instruction stream. The pre-fetch is speculative.
- The **DISPATCH/EXECUTE** unit: An out-of-order unit that accepts the dataflow stream, schedules execution of the μ ops subject to data dependencies and resource availability and temporarily stores the results of these speculative executions.

- The RETIRE unit: An in-order unit that knows how and when to commit (“retire”) the temporary, speculative results to permanent architectural state.
- The BUS INTERFACE unit: A partially ordered unit responsible for connecting the three internal units to the real world. The bus interface unit communicates directly with the L2 (second level) cache supporting up to four concurrent cache accesses. The bus interface unit also controls a transaction bus, with MESI snooping protocol, to system memory.

2.2.1. The Fetch/Decode Unit

Figure 2-4 shows a more detailed view of the Fetch/Decode unit.




Figure 2-4. Inside the Fetch/Decode Unit

The L1 Instruction Cache is a local instruction cache. The Next_IP unit provides the L1 Instruction Cache index, based on inputs from the Branch Target Buffer (BTB), trap/interrupt status, and branch-misprediction indications from the integer execution section.

The L1 Instruction Cache fetches the cache line corresponding to the index from the Next_IP, and the next line, and presents 16 aligned bytes to the decoder. The prefetched bytes are rotated so that they are justified for the instruction decoders (ID). The beginning and end of the Intel Architecture instructions are marked.

Three parallel decoders accept this stream of marked bytes, and proceed to find and decode the Intel Architecture instructions contained therein. The decoder converts the Intel Architecture instructions into triadic μ ops (two logical sources, one logical destination per

μop). Most Intel Architecture instructions are converted directly into single μops, some instructions are decoded into one-to-four μops and the complex instructions require microcode (the box labeled Microcode Instruction Sequencer in Figure 2-4). This microcode is just a set of preprogrammed sequences of normal μops. The μops are queued, and sent to the Register Alias Table (RAT) unit, where the logical Intel Architecture-based register references are converted into references to physical registers in P6 family processors physical register references, and to the Allocator stage, which adds status information to the μops and enters them into the instruction pool. The instruction pool is implemented as an array of Content Addressable Memory called the ReOrder Buffer (ROB).

2.2.2. The Dispatch/Execute Unit

The Dispatch unit selects μops from the instruction pool depending upon their status. If the status indicates that a μop has all of its operands then the dispatch unit checks to see if the execution resource needed by that μop is also available. If both are true, the Reservation Station removes that μop and sends it to the resource where it is executed. The results of the μop are later returned to the pool. There are five ports on the Reservation Station, and the multiple resources are accessed as shown in Figure 2-5.




Figure 2-5. Inside the Dispatch/Execute Unit

The Pentium II processor can schedule at a peak rate of 5 μ ops per clock, one to each resource port, but a sustained rate of 3 μ ops per clock is more typical. The activity of this scheduling process is the out-of-order process; μ ops are dispatched to the execution resources strictly according to dataflow constraints and resource availability, without regard to the original ordering of the program.

Note that the actual algorithm employed by this execution-scheduling process is vitally important to performance. If only one μ op per resource becomes data-ready per clock cycle, then there is no choice. But if several are available, it must choose. The P6 family micro-architecture uses a pseudo FIFO scheduling algorithm favoring back-to-back μ ops.

Note that many of the μ ops are branches. The Branch Target Buffer will correctly predict most of these branches but it can't correctly predict them all. Consider a BTB that is correctly predicting the backward branch at the bottom of a loop; eventually that loop is going to terminate, and when it does, that branch will be mispredicted. Branch μ ops are tagged (in the in-order pipeline) with their fall-through address and the destination that was predicted for them. When the branch executes, what the branch actually did is compared against what the prediction hardware said it would do. If those coincide, then the branch eventually retires and the speculatively executed work between it and the next branch instruction in the instruction pool is good.

But if they do not coincide, then the Jump Execution Unit (JEU) changes the status of all of the μ ops behind the branch to remove them from the instruction pool. In that case the proper branch destination is provided to the BTB which restarts the whole pipeline from the new target address.

2.2.3. The Retire Unit

Figure 2-6 shows a more detailed view of the Retire Unit.




Figure 2-6. Inside the Retire Unit

The Retire Unit is also checking the status of μ ops in the instruction pool. It is looking for μ ops that have executed and can be removed from the pool. Once removed, the original architectural target of the μ ops is written as per the original Intel Architecture instruction. The Retire Unit must not only notice which μ ops are complete, it must also re-impose the original program order on them. It must also do this in the face of interrupts, traps, faults, breakpoints and mispredictions.

The Retire Unit must first read the instruction pool to find the potential candidates for retirement and determine which of these candidates are next in the original program order. Then it writes the results of this cycle's retirements to the Retirement Register File (RRF). The Retire Unit is capable of retiring 3 μ ops per clock.

2.2.4. The Bus Interface Unit

Figure 2-7 shows a more detailed view of the Bus Interface Unit.




Figure 2-7. Inside the Bus Interface Unit

There are two types of memory access: loads and stores. Loads only need to specify the memory address to be accessed, the width of the data being retrieved, and the destination register. Loads are encoded into a single μ op.

Stores need to provide a memory address, a data width, and the data to be written. Stores therefore require two μ ops, one to generate the address and one to generate the data. These μ ops must later re-combine for the store to complete.

Stores are never performed speculatively since there is no transparent way to undo them. Stores are also never re-ordered among themselves. A store is dispatched only when both the address and the data are available and there are no older stores awaiting dispatch.

A study of the importance of memory access reordering concluded:

- Stores must be constrained from passing other stores, for only a small impact on performance.
- Stores can be constrained from passing loads, for an inconsequential performance loss.
- Constraining loads from passing other loads or stores has a significant impact on performance.

The Memory Order Buffer (MOB) allows loads to pass other loads and stores by acting like a reservation station and re-order buffer. It holds suspended loads and stores and re-dispatches them when a blocking condition (dependency or resource) disappears.

2.3. MMX™ TECHNOLOGY AND THE PENTIUM® II PROCESSOR

2.3.1. MMX™ Technology in the Pentium® II Processor Pipeline

Pentium II processors use a Dynamic Execution architecture that blend out-of-order and speculative execution with hardware register renaming and branch prediction. These processors feature an in-order issue pipeline, which breaks Intel386 processor macro-instructions up into simple, μ operations called μ ops (or uops), and an out-of-order, superscalar processor core, which executes the μ ops. The out-of-order core of the processor contains several pipelines to which integer, jump, floating-point, and memory execution units are attached. Several different execution units may be clustered on the same pipeline: for example, an integer address logic unit and the floating-point execution units (adder, multiplier, and divider) share a pipeline. The data cache is pseudo-dual ported via interleaving, with one port dedicated to loads and the other to stores. Most simple operations (integer ALU, floating-point add, even floating-point multiply) can be pipelined with a throughput of one or two operations per clock cycle. Floating-point divide is not pipelined. Long latency operations can proceed in parallel with short latency operations.

The Pentium II pipeline is comprised of three parts: (1) the In-Order Issue Front-end, (2) the Out-of-Order Core, and the (3) In-Order Retirement unit. Details about the In-Order Issue Front-end follow below.

Since the dynamic execution processors execute instructions out of order, the most important consideration in performance tuning is making sure enough μ ops are ready for execution. Correct branch prediction and fast decoding are essential to getting the most performance out of the In-Order Front-End. Branch prediction and the branch target buffer are discussed below and are detailed in the *MMX™ Technology Developer's Guide* at the Intel website: <http://developer.intel.com>.




Figure 2-8. Out of Order Core and Retirement Pipeline

During every clock cycle, up to three Intel Architecture macro instructions can be decoded in the ID1 pipestage. However, if the instructions are complex or are over seven bytes then the decoder is limited to decoding fewer instructions.

The decoders can decode:

1. Up to three macro-instructions per clock cycle.
2. Up to six μ ops per clock cycle.
3. Macro-instructions up to seven bytes in length.

Pentium II processors have three decoders in the D1 pipestage. The first decoder is capable of decoding one Intel Architecture macro-instruction of four or fewer μ ops in each clock cycle. The other two decoders can each decode an Intel Architecture instruction of one μ op in each clock cycle. Instructions composed of more than four μ ops will take multiple cycles to decode. When programming in assembly language, scheduling the instructions in a 4-1-1 μ op sequence increases the number of instructions that can be decoded each clock cycle. In general:


- Simple instructions of the register-register form are only one μ op.
- Load instructions are only one μ op.
- Store instructions have two μ ops.
- Simple read-modify instructions are two μ ops.
- Simple instructions of the register-memory form have two to three μ ops.
- Simple read-modify write instructions are four μ ops.
- Complex instructions generally have more than four μ ops, therefore they will take multiple cycles to decode.

For the purpose of counting μ ops, MMX technology instructions are simple instructions. See Appendix D in AP-526, *Optimizations for Intel's 32-bit Processors* (Order Number 242816) for a table that specifies the number of μ ops for each instruction in the Intel Architecture instruction set.

Once the μ ops are decoded, they will be issued from the In-Order Front-End into the Reservation Station (RS), which is the beginning pipestage of the Out-of-Order core. In the RS, the μ ops wait until their data operands are available. Once a μ op has all data sources available, it will be dispatched from the RS to an execution unit. If a μ op enters the RS in a data-ready state (that is, all data is available), then the μ op will be immediately dispatched to an appropriate execution unit, if one is available. In this case, the μ op will spend very few clock cycles in the RS. All of the execution units are clustered on ports coming out of the RS. Once the μ op has been executed it returns to the ROB, and waits for retirement.

In this pipestage, all data values are written back to memory and all μ ops are retired in-order, three at a time. The figure below provides details about the Out-of-Order core and the In-Order retirement pipestages.

Reservation station (RS): A μ op can remain in the RS for many cycles or simply move past to an execution unit. On average, a μ op will remain in the RS for three cycles or pipestages.



001050

Figure 2-9. Out-of-Order Core and Retirement Pipeline

Table 2-1. Pentium® II Processor Execution Unit Pipelines

Port	Execution Unit	Latency/Throughput	Notes
0	Integer ALU Unit	Latency 1, Throughput 1/cycle	
0	LEA instructions	Latency 1, Throughput 1/cycle	
0	Shift Instructions	Latency 1, Throughput 1/cycle	
0	Integer Multiplication instruction	Latency 4, Throughput 1/cycle	
0	Floating-Point Unit	Latency 3, Throughput 1/cycle	
0	FADD instruction FMUL FDIV Unit	Latency 5, Throughput 1-2/cycle Latency long and data dependant, Throughput non-pipelined	1,2
0	MMX™ Technology ALU Unit	Latency 1, Throughput 1/cycle	
0	MMX Technology Multiplier Unit	Latency 3, Throughput 1/cycle	
1	Integer ALU Unit	Latency 1, Throughput 1/cycle	
1	MMX Technology ALU Unit	Latency 1, Throughput 1/cycle	
1	MMX Technology Shifter Unit	Latency 1, Throughput 1/cycle	
2	Load Unit	Latency 3 on a cache hit, Throughput 1/cycle ⁽³⁾	4
3	Store Address Unit	Latency 3 (N/A) Throughput 1/cycle ⁽³⁾	3
4	Store Data Unit	Latency 1 (N/A) Throughput 1/cycle	

NOTES:

1. The FMUL unit cannot accept a second FMUL within the cycle after it has accepted the first. This is NOT the same as only being able to do FMULs on even clock cycles.
2. FMUL is pipelined one every two clock cycles. One way of thinking about this is to imagine that a P6-family processor has only a 32x32->32 multiply pipelined.
3. Store latency is not all that important from a dataflow perspective. The latency that matters is with respect to determining when they can retire and be completed. They also have a different latency with respect to load forwarding. For example, if the store address and store data of a particular address, for example 100, dispatch in clock cycle 10, a load (of the same size and shape) to the same address 100 can dispatch in the same clock cycle 10 and not be stalled.
4. A load and store to the same address can dispatch in the same clock cycle.

2.3.2. Caches

The on-chip cache subsystem of processors with MMX technology consists of two 16K four-way set associative caches with a cache line length of 32 bytes. The caches employ a write-

back mechanism and a pseudo-LRU replacement algorithm. The data cache consists of eight banks interleaved on four-byte boundaries.

On the Pentium II processors, the data cache can be accessed simultaneously by a load instruction and a store instruction, as long as the references are to different cache banks. On Pentium II processors the minimum delay is ten internal clock cycles.

2.4. WRITE BUFFERS

Processors with MMX technology have four write buffers (versus two in Pentium processors without MMX technology). Additionally, the write buffers can be used by either pipe (versus one corresponding to each pipe in Pentium processors without MMX technology). Performance of critical loops can be improved by scheduling the writes to memory; when you expect to see write misses, you should schedule the write instructions in groups no larger than four, then schedule other instructions before scheduling further write instructions.

2.5. ADDITIONAL INFORMATION

For more information on how to program with MMX Technology, see the *MMX™ Technology Developer's Guide* on the Intel web site at <http://developer.intel.com>.

2.6. ARCHITECTURE SUMMARY

Dynamic Execution is the combination of improved branch prediction, speculative execution and data flow analysis that enable P6 family processors to deliver superior performance. The addition of MMX technology makes the Pentium II processor the fastest processor in the Intel family of processors.





3

System Bus Overview



CHAPTER 3 SYSTEM BUS OVERVIEW

This chapter provides an overview of the Pentium II processor system bus, bus transactions, and bus signals. The Pentium II processor system bus is based on the P6 Family system bus architecture, which is also implemented in the Pentium Pro processor. The Pentium II processor also supports two other synchronous busses (the APIC and the TAP bus), PC compatibility signals, and several implementation specific signals. For a functional overview of bus signals, see Appendix A, *Signals Reference*.

3.1. SIGNALING ON THE PENTIUM® II PROCESSOR SYSTEM BUS

The Pentium II processor system bus supports a synchronous latched protocol. On the rising edge of the bus clock, all agents on the system bus are required to drive their active outputs and sample required inputs. No additional logic is located in the output and input paths between the buffer and the latch stage, thus keeping setup and hold times constant for all bus signals following the latched protocol. The System bus requires that every input be sampled during a valid sampling window on a rising clock edge and its effect be driven out no sooner than the next rising clock edge. This approach allows one full clock for inter-component communication and at least one full clock at the receiver to compute a response.

Figure 3-1 illustrates the latched bus protocol as it appears on the bus. In subsequent descriptions, the protocol is described as “B# is asserted in the clock after A# is observed active”, or “B# is asserted two clocks after A# is asserted”. Note that A# is asserted in T1, but not observed active until T2. The receiving agent uses T2 to determine its response and asserts B# in T3. Other agents observe B# active in T4.




Figure 3-1. Latched Bus Protocol

The square and circle symbols are used in the timing diagrams to indicate the clock in which particular signals of interest are driven and sampled. The square indicates that a signal is driven (asserted, initiated) in that clock. The circle indicates that a signal is sampled (observed, latched) in that clock.

Signals that are driven in the same clock by multiple System bus agents exhibit a “wired-OR glitch” on the electrical-low-to-electrical-high transition. To account for this situation, these signal state transitions are specified to have two clocks of settling time when deasserted before they can be safely observed. The bus signals that must meet this criteria are: BINIT#, HIT#, HITM#, BNR#, AERR#, BERR#.

3.2. SIGNAL OVERVIEW

This section describes the function of the System bus signals. In this section, the signals are grouped according to function.

3.2.1. Execution Control Signals

Table 3-1 lists the execution control signals, which control the execution and initialization of the processor.

Table 3-1. Execution Control Signals

Pin/Signal Name	Pin/Signal Mnemonic
Bus Clock	BCLK
Initialization	INIT#, RESET#
Flush	FLUSH#
Stop Clock	STPCLK#
Sleep	SLP#
Interprocessor Communication and Interrupts	PICCLK, PICD[1:0]#, LINT[1:0]

The BCLK (Bus Clock) input signal is the System bus clock. All agents drive their outputs and latch their inputs on the BCLK rising edge. Each processor in the P6 family derives its internal clock from BCLK by multiplying the BCLK frequency by a multiplier determined at configuration. See Chapter 5, *Configuration*, for possible clock configuration frequencies.

The RESET# input signal resets all System bus agents to known states and invalidates their internal caches. Modified or dirty cache lines are NOT written back. After RESET# is deasserted, each processor begins execution at the power on reset vector defined during configuration.

The INIT# input signal resets all processors without affecting their internal (L1 or L2) caches, floating-point registers, or their Machine Check Architecture registers (MCi-CTL). Each processor begins execution at the address vector as defined during power on configuration. INIT# has another meaning on RESET#'s active to inactive transition: if INIT# is sampled active on RESET#'s active to inactive transition, then the processor executes its built-in self test (BIST).

If the FLUSH# input signal is asserted, the processor writes back all internal cache lines in the Modified state (L1 and L2 caches) and invalidates all internal cache lines (L1 and L2 caches). The flush operation puts all internal cache lines in the Invalid state. All lines are written back and invalidated. The FLUSH# signal has a different meaning when it is sampled asserted on the active to inactive transition of RESET#. If FLUSH# is sampled asserted on the active to inactive transition of RESET#, then the processor tristates all of its outputs. This function is used during board testing.

The Pentium II processor supplies a STPCLK# pin to enable the processor to enter a low power state. When STPCLK# is asserted, the processor puts itself into the Stop-Grant state. The processor continues to snoop bus transactions while in Stop-Grant state. When STPCLK# is deasserted, the processor restarts its internal clock to all units and resumes execution. The assertion of STPCLK# has no effect on the bus clock.

The SLP# signal is the Sleep signal. When asserted in Stop-Grant state, the processor enters a new low power state, the Sleep state. During Sleep state, the processor stops providing internal clock signals to all units, only leaves PLL still running. Snooping during the Sleep state is not supported.

The PICCLK and PICD[1:0]# signals support the Advanced Programmable Interrupt Controller (APIC) interface. The PICCLK signal is a clock input for the processor's APIC bus clock. The PICD[1:0]# signals are used for bi-directional serial message passing on the APIC bus.

LINT[1:0] are local interrupt signals, also defined by the APIC interface. In APIC disabled mode, LINT0 defaults to INTR, a maskable interrupt request signal. LINT1 defaults to NMI, a non-maskable interrupt. Both signals are asynchronous inputs. In the APIC enable mode, LINT0 and LINT1 are defined with the local vector table.

LINT[1:0] are also used along with the A20M# and IGNNE# signals to determine the multiplier for the internal clock frequency as described in Chapter 5, *Configuration*.

3.2.2. Arbitration Signals

The arbitration signal group (see Table 3-2) is used to arbitrate for the bus.

The Pentium II processor permits up to three agents to simultaneously arbitrate for the system bus with one to two symmetric agents (on BREQ[1:0]#) and one priority agent (on BPRI#). P6 family processors arbitrate as symmetric agents. The priority agent normally arbitrates on behalf of the I/O subsystem (I/O agents) and memory subsystem (memory agents). Owning the bus is a necessary condition for initiating a bus transaction.

Table 3-2. Arbitration Signals

Pin/Signal Name	Pin Mnemonic	Signal Mnemonic
Symmetric Agent Bus Request	BR[1:0]#	BREQ[1:0]#
Priority Agent Bus Request	BPRI#	BPRI#
Block Next Request	BNR#	BNR#
Lock	LOCK#	LOCK#

The symmetric agents arbitrate for the bus based on a round-robin rotating priority scheme. The arbitration is fair and symmetric. After reset, agent 0 has the highest priority followed by agent 1. All bus agents track the current bus owner. A symmetric agent requests the bus by asserting its BREQn# signal. Based on the values sampled on BREQ[1:0]#, and the last symmetric bus owner, all agents simultaneously determine the next symmetric bus owner.

The priority agent asks for the bus by asserting BPRI#. The assertion of BPRI# temporarily overrides, but does not otherwise alter the symmetric arbitration scheme. When BPRI# is sampled active, no symmetric agent issues another unlocked bus transaction until BPRI# is sampled inactive. The priority agent is always the next bus owner.

BNR# can be asserted by any bus agent to block further transactions from being issued to the bus. It is typically asserted when system resources (such as address and/or data buffers) are about to become temporarily busy or filled and cannot accommodate another transaction. After bus initialization, BNR# can be asserted to delay the first bus transaction until all bus agents are initialized.

The assertion of the LOCK# signal indicates that the bus agent is executing an atomic sequence of bus transactions that must not be interrupted. A locked operation cannot be interrupted by another transaction regardless of the assertion of BREQ[1:0]# or BPRI#. LOCK# can be used to implement memory-based semaphores. LOCK# is asserted from the start of the first transaction through the end of the last transaction. The LOCK# signal is always deasserted between two sequences of locked transactions on the System bus.

3.2.3. Request Signals

The request signals (see Table 3-3) initiate a transaction.

Table 3-3. Request Signals

Pin Name	Pin Mnemonic	Signal Name	Signal Mnemonic
Address Strobe	ADS#	Address Strobe	ADS#
Request Command	REQ[4:0]#	Request	REQ[4:0]#
Address	A[35:3]#	Address	A[35:3]#
Address Parity	AP[1:0]#	Address Parity	AP[1:0]#
Request Parity	RP#	Request Parity	RP#

The assertion of ADS# defines the beginning of the transition. The REQ[4:0]#, A[35:3]#, RP# and AP[1:0]# signals are valid in the clock that ADS# is asserted.

In the clock that ADS# is asserted, the A[35:3]# signals provide a 36-bit, active-low address as part of the request. The Pentium II processor physical address space is 2³⁶ bytes or 64-gigabits (64 GByte). Address bits 2, 1, and 0 are mapped into byte enable signals for 1 to 8 byte transfers.

The address signals are protected by the AP[1:0]# pins. AP1# covers A[35:24]#, AP0# covers A[23:3]#. AP[1:0]# must be valid for two clocks beginning when ADS# is asserted. A parity signal on the system bus is correct if there are an even number of electrically low signals in the set consisting of the covered signals plus the parity signal. Parity is computed using voltage levels, regardless of whether the covered signals are active high or active low.

The Request Parity pin RP# covers the request pins REQ[4:0]# and the address strobe, ADS#.

3.2.4. Snoop Signals

The snoop signal group (see Table 3-4) provides snoop result information to the System bus agents.

Table 3-4. Snoop Signals

Type	Signal Names
Keeping a Non-Modified Cache Line	HIT#
Hit to a Modified Cache Line	HITM#
Defer Transaction Completion	DEFER#

On observing a transaction, HIT# and HITM# are used to indicate that the line is valid or invalid in the snooping agent, whether the line is in the modified (dirty) state in the caching agent, or whether the transaction needs to be extended. The HIT# and HITM# signals are used to maintain cache coherency at the system level.

If the memory agent observes HITM# active, it relinquishes responsibility for the data return and becomes a target for the implicit cache line writeback. The memory agent must merge the cache line being written back with any write data and update memory. The memory agent must also provide the implicit writeback response for the transaction.

If HIT# and HITM# are sampled asserted together, it means that a caching agent is not ready to indicate snoop status, and it needs to extend the transaction.

DEFER# is deasserted to indicate that the transaction can be guaranteed in-order completion. An agent asserting DEFER# ensures proper removal of the transaction from the In-order Queue by generating the appropriate response.

3.2.5. Response Signals

The response signal group (see Table 3-5) provides response information to the requesting agent.

Table 3-5. Response Signals

Type	Signal Names
Response Status	RS[2:0]#
Response Parity	RSP#
Target Ready (for writes)	TRDY#

Requests initiated in the Request Phase enter the In-order Queue, which is maintained by every agent. The response agent is the agent responsible for completing the transaction at the top of the In-order Queue. The response agent is the agent addressed by the transaction.

For write transactions, TRDY# is asserted by the response agent to indicate that it is ready to accept write or writeback data. For write transactions with an implicit writeback, TRDY# is asserted twice, first for the write data transfer and then again for the implicit writeback data transfer.

The RSP# signal provides parity for RS[2:0]#. A parity signal on the System bus is correct if there are an even number of low signals in the set consisting of the covered signals plus the parity signal. Parity is computed using voltage levels, regardless of whether the covered signals are active high or active low.

3.2.6. Data Response Signals

The data response signals (see Table 3-6) control the transfer of data on the bus and provide the data path

Table 3-6. Data Phase Signals

Type	Signal Names
Data Ready	DRDY#
Data Bus Busy	DBSY#
Data	D[63:0]#
Data ECC Protection	DEP[7:0]#

DRDY# indicates that valid data is on the bus and must be latched. The data bus owner asserts DRDY# for each clock in which valid data is to be transferred. DRDY# can be deasserted to insert wait states in the Data transfer.

DBSY# is used to hold the bus before the first DRDY# and between DRDY# assertions for a multiple clock data transfer. DBSY# need not be asserted for single clock data transfers if no wait states are needed.

The D[63:0]# signals provide a 64-bit data path between bus agents.

The DEP[7:0]# signals provide optional ECC (error correcting code) covering D[63:0]#. As described in Chapter 5, *Configuration*, the Pentium II data bus can be configured with either no checking or ECC. If ECC is enabled, then DEP[7:0]# provides valid ECC for the entire data bus on each data clock, regardless of which bytes are enabled. The error correcting code can correct single bit errors and detect double bit errors.

3.2.7. Error Signals

Table 3-7 lists the error signals on the system bus.

Table 3-7. Error Signals

Type	Signal Names
Bus Initialization	BINIT#
Bus Error	BERR#
Internal Error	IERR#
FRC Error	FRCERR
Address Parity Error	AERR#

AERR#, can be enabled or disabled as part of the power on configuration (see Chapter 5, *Configuration*). If AERR# is disabled for all system bus agents, request and address parity errors are ignored and no action is taken by bus agents. If AERR# is enabled for at least one bus agent, the agents observing the start of a transaction check the Address Parity signals (AP[1:0]#) and the RP# parity signal and assert AERR# appropriately if an address parity error is detected.

P6 family processors support two modes of response when the AERR# signal is enabled. This may be configured at power-up with “AERR# observation” mode. AERR# observation configuration must be consistent between all bus agents. If AERR# observation is disabled, AERR# is ignored and no action is taken by the bus agents. If AERR# observation is enabled and AERR# is sampled asserted, the transaction is canceled. In addition, the requesting agent may retry the transaction at a later time up to its retry limit, after which the error becomes a hard error as determined by the initiating processor.

If a transaction is canceled by AERR# assertion, then the transaction is aborted. Snoop results are ignored if they cannot be canceled in time. All agents reset their rotating ID for bus arbitration to the state at reset (such that bus agent 0 has highest priority).

BINIT# is used to signal any bus condition that prevents reliable future operation of the bus. Like the AERR# pin, the BINIT# driver can be enabled or disabled as part of the power-on configuration (see Chapter 5, *Configuration*). If the BINIT# driver is disabled, BINIT# is never asserted and no action is taken on bus errors.

Regardless of whether the BINIT# driver is enabled, the Pentium II processor supports two modes of operation that may be configured at power on. These are the BINIT# observation and driving modes. If BINIT# observation is disabled, BINIT# is ignored and no action is taken by the processor even if BINIT# is sampled asserted. If BINIT# observation is enabled and BINIT# is sampled asserted, all bus state machines are reset. All agents reset their rotating ID for bus arbitration, and internal state information is lost. L1 and L2 cache contents are not affected.

The BERR# pin is used to signal any error condition caused by a bus transaction that will not impact the reliable operation of the bus protocol (for example, memory data error, non-modified snoop error). A bus error that causes the assertion of BERR# can be detected by the processor, or by another bus agent. The BERR# driver can be enabled or disabled at power-on reset. If the BERR# driver is disabled, BERR# is never asserted. If the BERR# driver is enabled, the processor may assert BERR#.

A machine check exception may or may not be taken for each assertion of BERR# as configured at power on. A processor will always disable the machine check exception by default.

If a processor detects an internal error unrelated to bus operation, it asserts IERR#. For example, a parity error in an L1 or L2 cache causes a Pentium Pro processor to assert IERR#. A machine check exception may be taken instead of assertion of IERR# as configured with software.

Two processor agents in the P6 family may be configured as an FRC (functional redundancy checking) pair. In this configuration, one processor acts as the master and the other acts as a

checker, and the pair operates as a single processor. If the checker agent detects a mismatch between its internally sampled outputs and the master processor’s outputs, the checker asserts FRCERR. FRCERR observation can be enabled at the master processor with software. The master enters machine check on an FRCERR provided that Machine Check Execution is enabled.

The FRCERR signal is also toggled during an FRC checker agent’s reset action. FRCERR is asserted one clock after RESET# transitions from its active to inactive state. If the checker processor executes its built-in self test (BIST), then FRCERR is asserted throughout that test. After BIST completes, the checker processor deasserts FRCERR only if BIST succeeded but continues to assert FRCERR if BIST failed. This feature allows the failure to be externally observed. If the checker processor does not execute its BIST, then it keeps FRCERR asserted for less than 20 clocks and then deasserts it.

3.2.8. Compatibility Signals

The compatibility signals group (see Table 3-8) contains signals defined for compatibility within the Intel Architecture processor family.

Table 3-8. PC Compatibility Signals

Type	Signal Names
Floating-Point Error	FERR#
Ignore Numeric Error	IGNNE#
Address 20 Mask	A20M#
System Management Interrupt	SMI#

A P6 family agent asserts FERR# when it detects an unmasked floating-point error. FERR# is included for compatibility with systems using DOS-type floating-point error reporting.

If the IGNNE# input signal is asserted, the processor ignores a numeric error and continues to execute non-control floating-point instructions. If the IGNNE# input signal is deasserted, the processor freezes on a non-control floating-point instruction if a previous instruction caused an error.

If the A20M# input signal is asserted, the processor masks physical address bit 20 (A20#) before looking up a line in any internal cache and before driving a memory read/write transaction on the bus. Asserting A20M# emulates the 8086 processor’s address wraparound at the one Mbyte boundary. A20M# must only be asserted when the processor is in real mode. A20M# is not used to mask external snoop addresses.

The IGNNE# and A20M# signals are valid at all times. These signals are normally not guaranteed recognition at specific boundaries.

The A20M# and IGNNE# signals have different meanings during a reset. A20M# and IGNNE# are sampled on the active to inactive transition of RESET# to determine the multiplier for the internal clock frequency, as described in Chapter 5, *Configuration*.

System Management Interrupt is asserted asynchronously by system logic. On accepting a System Management Interrupt, the processor saves the current state and enters SMM mode. It issues an SMI Acknowledge Bus transaction and then begins program execution from the SMM handler.

3.2.9. Diagnostic Signals

The BP[3:2]# signals are the System Support group Breakpoint signals. They are outputs from the processor that indicate the status of breakpoints.

The BPM[1:0]# signals are more System Support group breakpoint and performance monitor signals. They are outputs from the processor that indicate the status of breakpoints and programmable counters used for monitoring performance.

The diagnostic signals group shown in Table 3-9 provides signals for probing the processor, monitoring processor performance, and implementing an IEEE 1149.1 boundary scan.

Table 3-9. Diagnostic Support Signals

Type	Signal Names
Breakpoint Signals	BP[3:2]#
Performance Monitor	BPM[1:0]#
Boundary Scan/Test Access	TCK, TDI, TDO, TMS, TRST#



4

Data Integrity



CHAPTER 4 DATA INTEGRITY

The P6 family and the Pentium II processor system bus incorporate several advanced data integrity features to improve error detection, retry, and correction. The Pentium II processor system bus includes parity protection for address/request signals, parity or protocol protection on most control signals, and ECC protection for data signals. The P6 family provides the maximum possible level of error detection by incorporating functional redundancy checking (FRC) support.

The P6 family data integrity features can be categorized as follows:

- Processor internal error detection
- Level 2 (L2) cache and Core-to-L2 cache-interface error detection and limited recovery
- Pentium® II processor system bus error detection and limited recovery
- Pentium II processor system bus FRC support

In addition, the P6 family extends the Pentium II processor's data integrity features in several ways to form a machine check architecture. Several model specific registers are defined for reporting error status. Hardware corrected errors are reported to registers associated with the unit reporting the error. Unrecoverable errors cause the INT 18 machine check exception, as in the Pentium Pro processor.

If machine check is disabled, or an error occurs in a Pentium II processor system bus agent without the machine check architecture, the Pentium II processor system bus defines a bus error reporting mechanism. The central agent can then be configured to invoke the exception handler via an interrupt (NMI) or soft reset (INIT#).

The terminology used in this chapter is listed below:

- Machine Check Architecture (MCA)
- Machine Check Exception (MCE)
- Machine Check Enable bit (CR4.MCE)
- Machine Check In Progress (MCIP)

For more information on Machine Check Architecture, see the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*.

4.1. ERROR CLASSIFICATION

The Pentium II processor system bus architecture uses the following error classification. An implementation may always choose to report an error in a more severe category to simplify its logic.

- **Recoverable Error (RE):** The error can be corrected by a retry or by using ECC information. The error is logged in the MCA hardware.
- **Unrecoverable Error (UE):** The error cannot be corrected, but it only affects one agent. The memory interface logic and bus pipeline are intact, and can be used to report the error via an exception handler.
- **Fatal Error (FE):** The error cannot be corrected and may affect more than one agent. The memory interface logic and bus pipeline integrity may have been violated, and cannot be reliably used to report the error via an exception handler. A bus pipeline reset is required of all bus agents before operation can continue. An exception handler may then proceed.

4.2. PENTIUM® II PROCESSOR SYSTEM BUS DATA INTEGRITY ARCHITECTURE

The Pentium II processor system bus' major address and data paths are protected by ten check bits, providing parity or ECC. Eight ECC bits protect the data bus. Single-bit data ECC errors are automatically corrected. A two-bit parity code protects the address bus. Any address parity error on the address bus when the request is issued can be optionally retried to attempt a correction.

Two control signal groups are explicitly protected by individual parity bits: RP# and RSP#. Errors on most remaining bus signals can be detected indirectly due to a well-defined bus protocol specification that enables detection of protocol violation errors. Errors on a few bus signals cannot be detected without the use of FRC mode.

An agent is not required to support all data integrity features, as each feature is individually enabled through the power-on configuration register. See Chapter 5, *Configuration*.

4.2.1. Bus Signals Protected Directly

Most Pentium II processor system bus signals are protected by parity or ECC. Table 4-1 shows which signals protect which signals.

Table 4-1. Direct Bus Signal Protection

Signal	Protects
RP#	ADS#,REQ[4:0]#
AP[0]#	A[23:3]#
AP[1]#	A[35:24]#
RSP#	RS[2:0]#
DEP[7:0]#	D[63:0]#

- **Address/Request Bus Signals.** A parity error detected on AP[1:0]# or RP# is reported or retried based on the following options defined by the power-on configuration:
 - AERR# driver disabled.
The agent detecting the parity error ignores it and continues normal operation. This option is normally used in power-on system initialization and system diagnostics.
 - AERR# driver enabled, AERR# observation disabled.
The agent detecting the parity error asserts the AERR# signal. This signal can be trapped by the central agent and be driven back to one of the processors as NMI.
 - AERR# driver enabled, AERR# observation enabled.
The agent detecting the parity error asserts the AERR# signal. All bus agents must observe AERR# and on the next clock reset bus arbiters and abort the erroneous transaction by removing the transaction from the In-Order Queue and canceling all remaining phases associated with the transaction.
- **Response Signals.** A parity error detected on RSP# should be reported by the agent detecting the error as a fatal error.
- **Data Transfer Signals.** The Pentium® II processor system bus can be configured with either no data-bus error checking or with ECC. If ECC is selected, single-bit errors can be corrected and double-bit errors can be detected. Corrected single-bit ECC errors are logged as recoverable errors. All other errors are reported as unrecoverable errors. The errors on read data being returned are treated by the requester as unrecoverable errors. The errors on write or writeback data are treated by the target as fatal errors.
- **Snoop Processing.** An error discovered during a snoop lookup may be treated as a recoverable error if the cache state is E,S, or I. If the cache is in the M state, the errors are treated as fatal errors. Any implementation may choose to report all snoop errors as fatal errors.

4.2.2. Bus Signals Protected Indirectly

Some bus signals are not directly protected by parity or ECC. However, they can be indirectly protected due to a requirement to follow a strict protocol. Some processors or other bus agents may enhance error detection or correction for the bus by checking for protocol violations. Pentium II processor system bus protocol errors are treated as fatal errors unless specifically stated otherwise.

4.2.3. Unprotected Bus Signals

Errors on some Pentium II processor system bus signals cannot be detected:

- The execution control signals CLK, RESET#, and INIT# are not protected.
- The error signals FRCERR and IERR# are not protected.

- The PC compatibility signals FERR#, IGNNE#, A20M#, and FLUSH# are not protected.
- The system support signals SMI# and STPCLK# are not protected.

4.2.4. Hard-Error Response

The target can assert a hard-error response to a transaction that has generated an error. The central agent can also claim responsibility for a transaction after response time-out expiration and terminate the transaction with a hard error response.

On observing a hard-error response, the initiator may treat it as a unrecoverable or a fatal error.

4.2.5. Pentium® II Processor System Bus Error Code Algorithms

4.2.5.1. PARITY ALGORITHM

All bus parity signals use the same algorithm to compute correct parity. A correct parity signal is high if all covered signals are high, or if an even number of covered signals are low. A correct parity signal is low if an odd number of covered signals are low. Parity is computed using voltage levels, regardless of whether the covered signals are active-high or active-low. Depending on the number of covered signals, a parity signal can be viewed as providing “even” or “odd” parity; this specification does not use either term.

4.2.5.2. PENTIUM® II SYSTEM BUS ECC ALGORITHM

The Pentium II processor system bus uses an ECC code that can correct single-bit errors, detect double-bit errors, and detect all errors confined to one nibble (SEC-DED-S4ED). System designers may choose to detect all these errors, or a subset of these errors. They may also choose to use the same ECC code in L3 caches, main memory arrays, or I/O subsystem buffers.



5

Configuration



CHAPTER 5 CONFIGURATION

This chapter describes configuration options for P6 family processor agents.

A system may contain one or two Pentium II processors. Processors can also be used in FRC configurations, with two physical processors in a logical FRC unit. Both processors are connected to one Pentium II processor system bus.

5.1. DESCRIPTION

Pentium II processors have some configuration options which are determined by hardware, and some which are determined by software.

Pentium II processor system bus agents sample their hardware configuration at reset, on the active-to-inactive transition of RESET#. The configuration signals (except IGNNE#, A20M# and LINT[1:0]) must be asserted 4 clocks before the active-to-inactive transition of RESET# and be deasserted two clocks after the active-to-inactive transition of RESET# (see Figure 5-1). The IGNNE#, A20M#, and LINT[1:0] signals must meet a setup time of 1 ms to the active-to-inactive transition of RESET#.

The sampled information configures the processor and other bus agents for subsequent operation. These configuration options cannot be changed except by another reset. All resets reconfigure the Pentium II processor system bus agents; the bus agents do not distinguish between a “warm” reset and a “power-on” reset.




Figure 5-1. Hardware Configuration Signal Sampling

Pentium II processor system bus agents can also be configured with some additional software configuration options. These options can be changed by writing to a power-on configuration register which all bus agents must implement. These options should be changed only after

taking into account synchronization between multiple Pentium II processor system bus agents.

Pentium II processor system bus agents have the following configuration options:

- Output tristate {Hardware}
- Execution of the processor's built-in self test (BIST) {Hardware}
- Data bus error-checking policy: enabled or disabled {Software}
- Response signal error-checking policy: parity disabled or parity enabled {Software}
- AERR# driving policy: enabled or disabled {Software}
- AERR# observation policy: enabled or disabled {Hardware}
- BERR# driving policy for initiator bus errors: enabled or disabled {Software}
- BERR# driving policy for target bus errors: enabled or disabled {Software}
- BERR# driving policy for initiator internal errors: enabled or disabled {Software}
- BINIT# error-driving policy: enabled or disabled {Software}
- BINIT# error-observation policy: enabled or disabled {Hardware}
- In-order Queue depth: 1 or 8 {Hardware}
- Power-on reset vector: 1M-16 or 4G-16 {Hardware}
- FRC mode: enabled or disabled {Hardware}
- APIC cluster ID: 0 or 1 {Hardware}
- APIC mode: enabled or disabled {Software}
- Symmetric agent arbitration ID: 0, 1, 2, or 3 {Hardware}
- Clock frequencies and ratios {Hardware}

5.1.1. Output Tristate

A processor tristates all of its outputs if the FLUSH# signal is sampled active on the RESET# signal's active-to-inactive transition. The only way to exit from Output Tristate mode is with a new activation of RESET# with inactive FLUSH#.

5.1.2. Built-in Self Test

A processor executes its built-in self test (BIST) if the INIT# signal is sampled active on the RESET# signal's active-to-inactive transition. No software control is available to perform built-in self test (BIST).

5.1.3. Data Bus Error Checking Policy

The Pentium II data bus error checking can be enabled or disabled. After active RESET#, data bus error checking is always disabled. Data bus error checking can be enabled under software control.

5.1.4. Response Signal Parity Error Checking Policy

The Pentium II processor system bus supports parity protection for the response signals, RS[2:0]#. The parity checking on these signals can be enabled or disabled. After active RESET#, response signal parity checking is disabled. It can be enabled under software control.

5.1.5. AERR# Driving Policy

The Pentium II address bus parity protection on the Request signals, A[35:3]#, ADS# and REQ[4:0]#. However, driving the address parity results on the AERR# pin is optional. After active RESET#, address bus parity error driving is always disabled. It may be enabled under software control.

5.1.6. AERR# Observation Policy

The AERR# input receiver is enabled if A8# is observed active on active-to-inactive transition of RESET#. No software control is available to perform this function.

5.1.7. BERR# Driving Policy for Initiator Bus Errors

A Pentium II processor system bus agent can be enabled to drive the BERR# signal if it detects a bus error. After active RESET#, BERR# signal driving is disabled for detected errors. It may be enabled under software control.

5.1.8. BERR# Driving Policy for Target Bus Errors

A Pentium II processor system bus agent can be enabled to drive the BERR# signal if the addressed (target) bus agent detects an error. After active RESET#, BERR# signal driving is disabled on target bus errors. It may be enabled under software control. The processor does not drive BERR# on target detected bus errors.

5.1.9. Bus Error Driving Policy for Initiator Internal Errors

On internal errors, a Pentium II processor system bus agent can be enabled to drive the BERR# signal. After active RESET#, BERR# signal driving is disabled on internal errors. It may be enabled under software control.

5.1.10. BINIT# Driving Policy

On bus protocol violations, a Pentium II processor system bus agent can be enabled to drive the BINIT# signal. After active RESET#, BINIT# signal driving is disabled. It may be enabled under software control. The Pentium II processor relies on BINIT# driving to be enabled during normal operation.

5.1.11. BINIT# Observation Policy

The BINIT# input receiver is enabled for bus initialization control if A10# is observed active on the active-to-inactive transition of RESET#. The Pentium II processor requires BINIT# observation to be enabled during normal operation.

5.1.12. In-Order Queue Pipelining

Pentium II processor system bus agents are configured to an In-order Queue depth of one if A7# is observed active on RESET#. Otherwise it defaults to an In-order Queue depth of eight. This function cannot be controlled by software.

5.1.13. Power-On Reset Vector

The reset vector on which a processor begins execution after an active RESET# is controlled by sampling A6# on the RESET# signal's active-to-inactive transition. The reset vector for the processor is 0FFFF0H (1 MB-16) if A6# is sampled active. Otherwise, the reset vector is 0FFFFFF0H (4 GB-16).

5.1.14. FRC Mode Enable

Pentium II processor system bus agents can be configured to support a mode in which FRC is disabled or a mode in which FRC is enabled. The processor enters FRC enabled mode if A5# is sampled active on the active-to-inactive transition of RESET#, otherwise it enters FRC disabled mode.

5.1.15. APIC Mode

APIC may be enabled or disabled via software. For details, see the *Intel Architecture Software Developer’s Manual, Volume 3, Chapter 7, Multiple Processor Management*.

5.1.16. APIC Cluster ID

Some Pentium II processors provide common APIC bus support for up to two processor-bus clusters. The APIC cluster ID is a 2-bit value that identifies a bus cluster: 0, 1, 2, or 3. The processor determines its APIC cluster ID by sampling A12# and A11# on the RESET# signal’s active-to-inactive transition based on Table 5-1.

Table 5-1. APIC Cluster ID Configuration for the Pentium® II Processor Family 1

APIC Cluster ID	A12#	A11#
0	H	H
1	H	L
2	L	H
3	L	L

NOTE:

1. L and H designate electrical levels.

5.1.17. Symmetric Agent Arbitration ID

The Pentium II processor system bus supports symmetric distributed arbitration among one to two agents. Each processor identifies its initial position in the arbitration priority queue based on an agent ID supplied at configuration. The agent ID can be 0 or 1 for each processor in systems which support two processors. Each logical processor (not an FRC master/checker pair) on a particular Pentium II processor system bus must have a distinct agent ID.

For processors supporting only two symmetric agents, the BREQ[1:0]# bus signals are connected to the two symmetric agents as shown in Table 5-2. Each symmetric agent has one I/O pin (BR0#) and one input only pin (BR1#).

Table 5-2. Pentium® II Processor Bus BREQ[1:0]# Interconnect (Two Agents)

Bus Signal	Agent ID 0 Physical Pin	Agent ID 1 Physical Pin
BREQ0#	BR0#	BR1#
BREQ1#	BR1#	BR0#

At the RESET# signal’s active-to-inactive transition, system interface logic is responsible for assertion of the BREQ0# bus signal. BREQ1# bus signals remain deasserted. All processors sample their BR1# pin on the RESET signal’s active-to-inactive transition and determine their agent ID from the sampled value.

If FRC is not enabled, then each physical processor is a logical processor. Each processor is designated a non-FRC master and each processor has a distinct agent ID.

If FRC is used, then two physical processors are combined to create a single logical processor. A processor with pin BR0# driven at reset is designated as an FRC-master and uses agent ID 0. A processor with pin BR1# driven at reset is designated as an FRC checker for processor 0 and assumes the characteristics of its respective master as shown in Table 5-3.

Table 5-3. Arbitration ID Configuration with Processors Supporting BR[1:0]# 1

BR0#	BR1#	A5#	Arbitration ID
L	H	H	0
H	H	H	1
L	H	L	0 (master)
H	H	L	0 (checker)

NOTE:

1. L and H designate electrical levels.

5.1.18. Low Power Standby Enable

A configuration register bit which enables distribution of the core clock during AutoHALT and Stop Grant mode has been included in the power-on configuration register. This register will support bit D26, which can be read and written by software.

- **D26=1** (Default for Pentium® II processor)
In this mode when the processor enters AutoHALT or Stop Grant, it will not distribute a clock to its core units. This allows the processor to reduce its standby power consumption, but large current transients are produced upon entering and exiting this mode.
- **D26=0** (Default for Pentium Pro processor)
In this mode, AutoHALT and Stop Grant will not stop internal clock distribution. The processor will have higher standby power consumption, but will produce smaller current transients on entering and exiting this mode.

5.2. CLOCK FREQUENCIES AND RATIOS

The P6 family uses a ratio clock design, in which the bus clock is multiplied by a ratio to produce the processor’s internal (or “core”) clock. The processor begins sampling A20M#

and IGNNE# on the inactive-to-active transition of RESET# to determine the core-frequency to bus-frequency relationship and immediately begins the internal PLL lock mode. On the active-to-inactive transition of RESET#, the processor internally latches the inputs to allow the pins to be used for normal functionality. **Effectively, these pins must meet a large setup time (1 ms) to the active-to-inactive transition of RESET#.**

Table 7-1 describes the relationship between bus frequency and core frequency.

5.3. SOFTWARE-PROGRAMMABLE OPTIONS

All bus agents are required to maintain some software read/writeable bits in the power-on configuration register for software-configured options. This register inside P6 family processors is defined in Table 5-4.

Table 5-4. Pentium® II Processor Family Power-On Configuration Register

Feature	Processor Active Signals	Processor Register Bits	Read/Write	Default
Output tristate enabled	FLUSH#	D8=1	Read	N/A
Execute BIST	INIT#	D9=1	Read	N/A
Data error checking enabled	N/A	D1=1	Read/Write	Disabled
Response error checking enabled FRCERR observation enabled	N/A	D2=1	Read/Write	Disabled
AERR# driver enabled	N/A	D3=1	Read/Write	Disabled
AERR# observation enabled	A8#	D10=1	Read	N/A
BERR# driver enabled for initiator bus requests	N/A	D4=1	Read/Write	Disabled
BERR# driver enabled for target bus requests	N/A	Reserved	Read/Write	Disabled
BERR# driver enabled for initiator internal errors	N/A	D6=1	Read/Write	Disabled
BERR# observation enabled	A9#	Reserved	Read	N/A
BINIT# driver enabled	N/A	D7=1	Read/Write	Disabled
BINIT# observation enabled	A10#	D12=1	Read	N/A
In-order queue depth of 1	A7#	D13=1	Read	N/A
1 Mbyte power-on reset vector	A6#	D14=1	Read	N/A
FRC Mode enabled	A5#	D15=1	Read	N/A
APIC cluster ID	A12#, A11#	D17, D16 see Table 5-5	Read	N/A
Reserved	A14#, A13#	D19, D18	—	—
Symmetric arbitration ID	BR0#, BR1#, BR2#, BR3#, A5#	D21, D20 see Table 5-6	Read	N/A

Table 5-4. Pentium® II Processor Family Power-On Configuration Register (Continued)

Feature	Processor Active Signals	Processor Register Bits	Read/Write	Default
Clock frequency ratios	LINT0, A20M#, IGNNE#	D25=0, D24, D23, D22 see Table 5-7	Read	N/A
Low power standby enable	N/A	D26	Read/Write	Enabled

Table 5-5. Pentium® II Processor Family Power-On Configuration Register APIC Cluster ID Bit Field

APIC ID	D[17:16]
0	00
1	01
2	10
3	11

Table 5-6. Pentium® II Processor Family Power-On Configuration Register Arbitration ID Configuration

Arbitration ID	D[21:20]
0	00
1	01
2	10
3	11

Table 5-7. Pentium® II Processor Family Power-On Configuration Register Bus Frequency to Core Frequency Ratio Bit Field

D[25:22]	Ratio of Core Frequency to Bus Frequency
0010	4
0011	2
0101	7/2
0110	9/2
0100	2

5.4. INITIALIZATION PROCESS

After establishing configuration options, a processor executes the following initialization actions:

- Synchronize the internal phase-locked loop (PLL) used to derive the processor clock from the bus clock.
- Configure the parallel bus arbiter based on the processor's agent ID and FRC enable pin. Configure the APIC bus arbiter ID with additional information available via APIC cluster ID.
- If enabled by the configuration options, begin execution of the built-in self test (BIST).
- Begin fetching and executing code from the reset address, 00_FFFF_FFF0H or 00_000F_FFF0.

During initialization, each processor begins active BNR# sequencing from the RESET# signal's active-to-inactive transition until it is able to accept (though not necessarily issue) bus transactions.

Signals that have special meanings during initialization assume their normal roles for a particular processor when the processor first asserts ADS# after a reset.

Each processor can obtain its power-on-configuration information from a 32-bit register in the MSR space. This register can be read by the initialization software and different processors can then be initialized differently based on their agent ID.

When the reset condition is generated by the activation of RESET#, BPRI# and BNR# must be sampled inactive together on a valid BNR# sampling point, to allow new request generation by a symmetric agent.



6

Test Access Port (TAP)



CHAPTER 6 TEST ACCESS PORT (TAP)

This chapter describes the implementation of the P6 family test access port (TAP) logic. The TAP complies with the IEEE 1149.1 (“JTAG”) test architecture standard. Basic functionality of the 1149.1-compatible test logic is described here, but this chapter does not describe the IEEE 1149.1 standard in detail. For this information, the reader is referred to the published standard¹, and to the many books currently available on the subject.

A simplified block diagram of the TAP is shown in Figure 6-1. The TAP logic consists of a finite state machine controller, a serially-accessible instruction register, instruction decode logic and data registers. The set of data registers includes those described in the 1149.1 standard (the bypass register, device ID register, BIST result register, and boundary scan register).

6.1. INTERFACE

The TAP logic is accessed serially through 5 dedicated pins on the processor package:

- **TCK:** The TAP clock signal
- **TMS:** “Test mode select,” which controls the TAP finite state machine
- **TDI:** “Test data input,” which inputs test instructions and data serially
- **TRST#:** “Test reset,” for TAP logic reset
- **TDO:** “Test data output,” through which test output is read serially

TMS, TDI and TDO operate synchronously with TCK (which is independent of any other processor clock). TRST# is an asynchronous input signal.

¹ ANSI/IEEE Std. 1149.1-1990 (including IEEE Std. 1149.1a-1993), “IEEE Standard Test Access Port and Boundary Scan Architecture,” IEEE Press, Piscataway NJ, 1993.




Figure 6-1. Simplified Block Diagram of Processor TAP Logic

6.2. ACCESSING THE TAP LOGIC

The TAP is accessed through a 1149.1-compliant TAP controller finite state machine. This finite state machine, shown in Figure 6-2, contains a reset state, a run-test/idle state, and two major branches. These branches allow access either to the TAP Instruction Register or to one of the data registers. The TMS pin is used as the controlling input to traverse this finite state machine. TAP instructions and test data are loaded serially (in the Shift-IR and Shift-DR states, respectively) using the TDI pin. State transitions are made on the rising edge of TCK.




Figure 6-2. TAP Controller Finite State Machine

Following is a brief description of each of the states of the TAP controller state machine. Refer to the IEEE 1149.1 standard for detailed descriptions of the states and their operation.

- **Test-Logic-Reset:** In this state, the test logic is disabled so that normal operation of the processor can continue. In this state, the instruction in the Instruction Register is forced to IDCODE. The controller is guaranteed to enter Test-Logic-Reset when the TMS input is held active for at least five clocks. The controller also enters this state immediately when TRST# is pulled active, and automatically upon power-up of the processor. The TAP controller cannot leave this state as long as TRST# is held active.
- **Run-Test/Idle:** This is the idle state of the TAP controller. In this state, the contents of all test data registers retain their previous values.
- **Select-IR-Scan:** This is a temporary controller state. All registers retain their previous values.
- **Capture-IR:** In this state, the shift register contained in the Instruction Register loads a fixed value (of which the two least significant bits are “01”) on the rising edge of TCK. The parallel, latched output of the Instruction Register (“current instruction”) does not change.
- **Shift-IR:** The shift register contained in the Instruction Register is connected between TDI and TDO and is shifted one stage toward its serial output on each rising edge of TCK. The output arrives at TDO on the falling edge of TCK. The current instruction does not change.
- **Exit1-IR:** This is a temporary state. The current instruction does not change.

- **Pause-IR:** Allows shifting of the instruction register to be temporarily halted. The current instruction does not change.
- **Exit2-IR:** This is a temporary state. The current instruction does not change.
- **Update-IR:** The instruction which has been shifted into the Instruction Register is latched onto the parallel output of the Instruction Register on the falling edge of TCK. Once the new instruction has been latched, it remains the current instruction until the next Update-IR (or until the TAP controller state machine is reset).
- **Select-DR-Scan:** This is a temporary controller state. All registers retain their previous values.
- **Capture-DR:** In this state, the data register selected by the current instruction may capture data at its parallel inputs.
- **Shift-DR:** The Data Register connected between TDI and TDO as a result of selection by the current instruction is shifted one stage toward its serial output on each rising edge of TCK. The output arrives at TDO on the falling edge of TCK. The parallel, latched output of the selected Data Register does not change while new data is being shifted in.
- **Exit1-DR:** This is a temporary state. All registers retain their previous values.
- **Pause-DR:** Allows shifting of the selected Data Register to be temporarily halted without stopping TCK. All registers retain their previous values.
- **Exit2-DR:** This is a temporary state. All registers retain their previous values.
- **Update-DR:** Data from the shift register path is loaded into the latched parallel outputs of the selected Data Register (if applicable) on the falling edge of TCK. This (and Test-Logic-Reset) is the only state in which the latched paralleled outputs of a data register can change.

6.2.1. Accessing the Instruction Register

Figure 6-3 shows the (simplified) physical implementation of the TAP instruction register. This register consists of a 6-bit shift register (connected between TDI and TDO), and the actual instruction register (which is loaded in parallel from the shift register). The parallel output of the TAP instruction register goes to the TAP instruction decoder, shown in Figure 6-1. This architecture conforms to the 1149.1 specification.




Figure 6-3. Processor TAP Instruction Register

Figure 6-4 shows the operation of the TAP instruction register during the Capture-IR, Shift-IR and Update-IR states of the TAP controller. Flip-flops within the instruction register which are updated in each mode of operation are shaded. In Capture-IR, the shift register portion of the instruction register is loaded in parallel with the fixed value “000001.” In Shift-IR, the shift register portion of the instruction register forms a serial data path between TDI and TDO. In Update-IR, the shift register contents are latched in parallel into the actual instruction register. Note that the only time the outputs of the actual instruction register change is during Update-IR. Therefore, a new instruction shifted into the TAP does not take effect until the Update-IR state of the TAP controller is entered.




Figure 6-4. Operation of the Processor TAP Instruction Register

A timing diagram for loading the BYPASS instruction (op-code “111111”) into the TAP is shown in Figure 6-5. (Note that the LSB of the TAP instruction must be shifted in first.) Vertical arrows on the figure show the specific clock edges on which the Capture-IR, Shift-IR and Update-IR actions actually take place. Capture-IR (which pre-loads the instruction

shift register with “000001”) and Shift-IR operate on rising edges of TCK, and Update-IR (which updates the actual instruction register) takes place on the falling edge of TCK.




Figure 6-5. TAP Instruction Register Access

6.2.2. Accessing the Data Registers

The test data registers in the processor are designed in the same way as the instruction register, with components (i.e., either the “capture” or “update” functionality) removed from the basic structure as needed. Data registers are accessed just as the instruction register is, only using the “select-DR-scan” branch of the TAP finite state machine in Figure 6-2. A specific data register is selected for access by each TAP instruction. Note that the only controller states in which data register contents actually change are Capture-DR, Shift-DR, Update-DR and Run-Test/Idle. For each of the TAP instructions described below, therefore, it is noted what operation (if any) occurs in the selected data register in each of these four states.

6.3. INSTRUCTION SET

Table 6-1 contains descriptions of the encoding and operation of the TAP instructions. There are seven 1149.1-defined instructions implemented in the TAP. These instructions select from among four different TAP data registers — the boundary scan, BIST result, device ID, and bypass registers.

Table 6-1. 1149.1 Instructions in the Processor TAP

TAP Instruction	Opcode	Processor Pins Drive From:	Data Register Selected	Action During:			
				RT/Idle	Capture-DR	Shift-DR	Update-DR
EXTEST	000000	Boundary scan	Boundary scan	—	Sample all processor pins	Shift data register	Update data register
SAMPLE/PRELOAD	000001	—	Boundary scan	—	Sample all processor pins	Shift data register	Update data register
IDCODE	000010	—	Device ID	—	Load unique processor ID code	Shift data register	—
CLAMP	000100	Boundary scan	Bypass	—	Reset bypass reg	Shift data register	—
RUNBIST	000111	Boundary scan	BIST result	BIST starts ¹	Capture BIST result	Shift data register	—
HIGHZ	001000	Floated	Bypass	—	Reset bypass reg	Shift data register	—
BYPASS	111111	—	Bypass	—	Reset bypass reg	Shift data register	—
Reserved	All other	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

NOTE:

1. The processor must be reset after this command.

TAP instructions in the P6 family are 6 bits long. For each listed instruction, the table shows the instruction’s encoding, what happens on the processor pins, which TAP data register is selected by the instruction, and the actions which occur in the selected data register in each of the controller states. A single hyphen indicates that no action is taken. Note that not all of the TAP data registers have a latched parallel output (i.e., some are only simple shift registers). For these data registers, nothing happens during the Update-DR controller state.

Full details of the operation of these instructions can be found in the 1149.1 standard.

The only TAP instruction which does not operate exactly as defined in the 1149.1 standard is RUNBIST. In the 1149.1 specification, Rule 7.9.1(b) states that: “Self-test mode(s) of operation accessed through the RUNBIST instruction shall execute only in the Run-Test/Idle

controller state.” In the implementation of RUNBIST used in the P6 family, the execution of the BIST routine will not stop if the Run-Test/Idle state is exited before BIST is complete. In all other regards, RUNBIST instruction operates exactly as defined in the 1149.1 specification.

Note that RUNBIST will not function when the processor core clock has been stopped. All other 1149.1-defined instructions operate independently of the processor core clock.

The op-codes are 1149.1-compliant, and are consistent with the Intel-standard op-code encodings and backward-compatible with the Pentium processor 1149.1 instruction op-codes.

6.4. DATA REGISTER SUMMARY

Table 6-2 gives the complete list of test data registers which can be accessed through the TAP. The MSB of the register is connected to TDI (for writing), and the LSB of the register is connected to TDO (for reading) when that register is selected.

Table 6-2. TAP Data Registers

TAP Data Register	Size	Selected by Instructions
Bypass	1	BYPASS, HIGHZ, CLAMP
Device ID	32	IDCODE
BIST Result	1	RUNBIST
Boundary Scan	159	EXTEST, SAMPLE/PRELOAD

6.4.1. Bypass Register

The Bypass register provides a short path between TDI and TDO. It is loaded with a logical 0 in the Capture-DR state.

6.4.2. Device ID Register

The Device ID register contains the processor device identification code in the format shown in Table 6-3. The manufacturer’s identification code is unique to Intel. The part number code is divided into four fields: V_{CC} (2.8V supply), product type (an Intel Architecture compatible processor), generation (sixth generation), and model. The version field is used for stepping information.

Table 6-3. Device ID Register

	Version	Part Number				Manufacturing ID	"1"	Entire Code
		V _{CC}	Product Type	Generation	Model			
Size	4	1	6	4	5	11	1	32
Binary	xxxx	0	000001	0110	00011	00000001001	1	xxxx300000101100 0011000000010011
Hex	x	0	01	6	03	09	1	x02c3013

6.4.3. BIST Result Boundary Scan Register

Holds the results of BIST. It is loaded with a logical 0 on successful BIST completion.

6.4.4. Boundary Scan Register

Contains a cell for each defined processor signal pin. The following is the bit order of the cells in the register (left to right, top to bottom). The "Reserved" cells should be left alone. PWRGOOD should never be driven low during TAP operation.

For more information on Boundary Scan, refer to the *Pentium® II Processor Boundary Scan Description Language* files at the Intel developer's website at developer.intel.com.

6.5. RESET BEHAVIOR

The TAP and its related hardware are reset by transitioning the TAP controller finite state machine into the Test-Logic-Reset state. Once in this state, all of the reset actions listed in Table 6-4 are performed. The TAP is completely disabled upon reset (i.e., by resetting the TAP, the processor will function as though the TAP did not exist). Note that the TAP does not receive RESET#.

Table 6-4. TAP Reset Actions

TAP Logic Affected	TAP Reset State Action	Related TAP Instructions
Instruction Register	Loaded with IDCODE op-code	—
Processor boundary scan logic	Disabled	CLAMP, HIGHZ, EXTEST
Processor TDO pin	Tri-stated	—

TEST ACCESS PORT (TAP)

The TAP can be transitioned to the Test-Logic-Reset state in any one of three ways:

- Power on the processor. This automatically (asynchronously) resets the TAP controller.
- Assert the TRST# pin at any time. This asynchronously resets the TAP controller.
- Hold the TMS pin high for 5 consecutive cycles of TCK. This is guaranteed to transition the TAP controller to the Test-Logic-Reset state on a rising edge of TCK.



7

Electrical Specifications



CHAPTER 7

ELECTRICAL SPECIFICATIONS

7.1. THE PENTIUM® II PROCESSOR SYSTEM BUS AND V_{REF}

Most of the Pentium II processor signals use a variation of the low voltage Gunning Transceiver Logic (GTL) signaling technology.

The Pentium II processor system bus specification is similar to the GTL specification, but has been enhanced to provide larger noise margins and reduced ringing. The improvements are accomplished by increasing the termination voltage level and controlling the edge rates. Because this specification is different from the standard GTL specification, it is referred to as GTL+ in this document. For more information on GTL+ specifications, see Chapter 8, *GTL+ Interface Specifications* or AP-585, *Pentium® II Processor GTL+ Guidelines* (Order Number 243330).

The GTL+ signals are open-drain and require termination to a supply that provides the high signal level. The GTL+ inputs use differential receivers which require a reference signal (V_{REF}). Termination (usually a resistor at each end of the signal trace) is used to pull the bus up to the high voltage level and to control reflections on the transmission line. V_{REF} is used by the receivers to determine if a signal is a logical 0 or a logical 1, and is generated on the S.E.C. cartridge for the processor core. The processor contains termination resistors that provide termination for one end of the Pentium II processor system bus. See Table 8-1 for the bus termination voltage specifications for GTL+. Local V_{REF} copies should be generated on the motherboard for all other devices on the GTL+ system bus. Figure 7-1 is a schematic representation of GTL+ bus topology with the Pentium II processor.




Figure 7-1. GTL+ Bus Topology

The GTL+ bus depends on incident wave switching. Therefore timing calculations for GTL+ signals are based on **flight time** as opposed to capacitive deratings. Analog signal simulation of the Pentium II processor system bus including trace lengths is highly recommended when designing a system with a heavily loaded GTL+ bus. See Intel's world wide web page (<http://www.intel.com>) to download the buffer models, *Pentium® II Processor I/O Buffer Models*, IBIS Format (Electronic Form).

7.2. CLOCK CONTROL AND LOW POWER STATES

The Pentium II processor allows the use of AutoHALT, Stop-Grant, Sleep and Deep Sleep states to reduce power consumption by stopping the clock to internal sections of the processor, depending on each particular state. See Figure 7-2 for a visual representation of the Pentium II processor low power states.




Figure 7-2. Stop Clock State Machine

For the processor to fully realize the low current consumption of the Stop-Grant, Sleep and Deep Sleep states, a Model Specific Register (MSR) bit must be set. For the MSR at 02AH (Hex), bit 26 must be set to a '1' (this is the power on default setting) for the processor to stop all internal clocks during these modes.

Due to the inability of processors to recognize bus transactions during Sleep state and Deep Sleep state, two-way MP systems are not allowed to have one processor in Sleep/Deep Sleep state and the other processor in Normal or Stop-Grant states simultaneously.

7.2.1. Normal State — State 1

This is the normal operating state for the processor.

7.2.2. Auto HALT Power Down State — State 2

AutoHALT is a low power state entered when the processor executes the HALT instruction. The processor will transition to the Normal state upon the occurrence of SMI#, BINIT#, INIT#, or LINT[1:0] (NMI, INTR). RESET# will cause the processor to immediately initialize itself.

The return from the SMI handler can be to either Normal Mode or the AutoHALT Power Down state. See the *Intel Architecture Software Developer's Manual, Volume III: System Programming Guide* (Order Number 243192) for more information.

FLUSH# will be serviced during AutoHALT state and the processor will return to the AutoHALT state.

The system can generate a STPCLK# while the processor is in the AutoHALT Power Down state. When the system deasserts the STPCLK# interrupt, the processor will return execution to the HALT state.

7.2.3. Stop-Grant State — State 3

The Stop-Grant state on the processor is entered when the STPCLK# signal is asserted.

Since the GTL+ signal pins receive power from the system bus, these pins should not be driven (allowing the level to return to V_{TT}) for minimum power drawn by the termination resistors in this state. In addition, all other input pins on the system bus should be driven to the inactive state.

FLUSH# will be serviced during Stop-Grant state and the processor will return to the Stop-Grant state.

RESET# will cause the processor to immediately initialize itself, but the processor will stay in Stop-Grant state. A transition back to the Normal state will occur with the deassertion of the STPCLK# signal.

A transition to the HALT/Grant Snoop state will occur when the processor detects a snoop on the system bus (see Section 7.2.4.). A transition to the Sleep state (see Section 7.2.6.) will occur with the assertion of the SLP# signal.

While in the Stop-Grant state, SMI#, INIT# and LINT[1:0] will be latched by the processor, and only serviced when the processor returns to the Normal state. Only one occurrence of each event will be recognized upon return to the Normal state.

7.2.4. HALT/Grant Snoop State — State 4

The processor will respond to snoop transactions on the Pentium II processor system bus while in Stop-Grant state or in AutoHALT Power Down state. During a snoop transaction, the processor enters the HALT/Grant Snoop state. The processor will stay in this state until the snoop on the Pentium II processor system bus has been serviced (whether by the processor or another agent on the Pentium II processor system bus). After the snoop is serviced, the processor will return to the Stop-Grant state or AutoHALT Power Down state, as appropriate.

7.2.5. Sleep State — State 5

The Sleep state is a very low power state in which the processor maintains its context, maintains the phase-locked loop (PLL), and has stopped all internal clocks. The Sleep state can only be entered from Stop-Grant state. Once in the Stop-Grant state, the SLP# pin can be asserted, causing the processor to enter the Sleep state. The SLP# pin is not recognized in the Normal or AutoHALT states.

Snoop events that occur while in Sleep state or during a transition into or out of Sleep state will cause unpredictable behavior.

In the Sleep state, the processor is incapable of responding to snoop transactions or latching interrupt signals. No transitions or assertions of signals (with the exception of SLP# or RESET#) are allowed on the system bus while the processor is in Sleep state. Any transition on an input signal before the processor has returned to Stop Grant state will result in unpredictable behavior.

If RESET# is driven active while the processor is in the Sleep state, and held active as specified in the RESET# pin specification, then the processor will reset itself, ignoring the transition through Stop-Grant state. If RESET# is driven active while the processor is in the Sleep state, the SLP# and STPCLK# signals should be deasserted immediately after RESET# is asserted to ensure the processor correctly executes the Reset sequence.

While in the Sleep state, the processor is capable of entering its lowest power state, the Deep Sleep state, by stopping the BCLK input (see Section 7.2.6.). Once in the Sleep or Deep Sleep states, the SLP# pin can be deasserted if another asynchronous system bus event occurs. The SLP# pin has a minimum assertion of one BCLK period.

7.2.6. Deep Sleep State — 6

The Deep Sleep state is the lowest power state the processor can enter while maintaining context. The Deep Sleep state is entered by stopping the BCLK input (after the Sleep state was entered from the assertion of the SLP# pin). The processor is in Deep Sleep state immediately after the BCLK is stopped. It is recommended that the BCLK input be held low during the Deep Sleep state. Stopping of the BCLK input lowers the overall current consumption to leakage levels.

To re-enter the Sleep state, the BCLK input must be restarted. A period of 1 ms (to allow for PLL stabilization) must occur before the processor can be considered to be in the Sleep state.

While in Deep Sleep state, the processor is incapable of responding to snoop transactions or latching interrupt signals. No transitions or assertions of signals are allowed on the system bus while the processor is in Deep Sleep state. Any transition on an input signal before the processor has returned to Stop-Grant state will result in unpredictable behavior.

7.2.7. Clock Control and Low Power Modes

The processor provides the clock signal to the L2 cache. During AutoHALT Power Down and Stop-Grant states, the processor will process a system bus snoop. The processor will not stop the clock data to the L2 cache during AutoHALT Power Down or Stop-Grant states. Entrance into the HALT/Grant Snoop state will allow the L2 cache to be snooped, similar to Normal state.

When the processor is in Sleep and Deep Sleep states, it will not respond to interrupts or snoop transactions. During Sleep state, the clock to the L2 cache is not stopped. During the Deep Sleep state, the clock to the L2 cache is stopped. The clock to the L2 cache will be restarted only after the internal clocking mechanism for the processor is stable (i.e., the processor has re-entered Sleep state).

The PICCLK should not be removed during the AutoHALT Power Down or Stop-Grant states. The PICCLK can be removed during the Sleep or Deep Sleep states. When transitioning from the Deep Sleep to Sleep states, the PICCLK must be restarted with the BCLK.

7.3. POWER AND GROUND PINS

The operating voltage of the processor core and of the L2 cache die differ from each other. There are two groups of power inputs on the Pentium II processor package to support the voltage difference between the two components in the package. There are also five pins defined on the package for voltage identification (VID). These pins specify the voltage required by the processor core. These have been added to cleanly support voltage specification variations on current and future Pentium II processors.

For clean on-chip power distribution, Pentium II processors have 27 V_{CC} (power) and 30 V_{SS} (ground) inputs. The 27 V_{CC} pins are further divided to provide the different voltage levels to

the components. V_{CCORE} inputs for the processor core and some L2 cache components account for 19 of the V_{CC} pins, while 4 V_{TT} inputs (1.5V) are used to provide a GTL+ termination voltage to the processor and 3 $V_{CC_{L2}}$ inputs (3.3V) are for use by the L2 cache TagRAM and BSRAMs. One V_{CC5} pin is provided for use by the debug tools. V_{CC5} , $V_{CC_{L2}}$, and V_{CCORE} must remain electrically separated from each other. On the circuit board, all V_{CCORE} pins must be connected to a voltage island and all $V_{CC_{L2}}$ pins must be connected to a separate voltage island (an island is a portion of a power plane that has been divided, or an entire plane). Similarly, all V_{SS} pins must be connected to a system ground plane.

7.4. DECOUPLING GUIDELINES

Due to the large number of transistors and high internal clock speeds, the processor is capable of generating large average current swings between low and full power states. This causes voltages on power planes to sag below their nominal values if bulk decoupling is not adequate. Care must be taken in the board design to ensure that the voltage provided to the processor remains within the specifications listed in this document. Failure to do so can result in timing violations or a reduced lifetime of the component.

7.4.1. Pentium® II Processor V_{CCORE} Decoupling

Regulator solutions need to provide bulk capacitance with a low Effective Series Resistance (ESR). This can be accomplished by keeping a maximum distance of 1.5 inches between the regulator output and Slot 1 connector. The recommended V_{CCORE} interconnect is a 2.0 inch wide (the width of the VRM connector) by 1.5 inch long (maximum distance between the Slot 1 connector and the VRM connector) plane segment with a standard 1-ounce plating. Please see the *Slot 1 Connector Specifications* at <http://developer.intel.com> for more details on bulk capacitance. Bulk decoupling for the large current swings when the processor is powering on, or entering/exiting low power states, is provided on the voltage regulation module (VRM) defined in the *Pentium® II Processor Power Distribution Guidelines*. The V_{CCORE} input should be capable of delivering a recommended minimum dI_{CCORE}/dt (defined in Table 7-6) while maintaining the specified tolerances (also defined in Table 7-6).

7.4.2. System Bus GTL+ Decoupling

The Pentium II processor contains high frequency decoupling capacitance on the processor substrate; bulk decoupling must be provided for by the system motherboard for proper GTL+ bus operation. See AP-585, *Pentium® II Processor GTL+ Guidelines* (Order Number 243330) and the *Pentium® II Processor Power Distribution Guidelines* (Order Number 243332) for more information.

7.5. SYSTEM BUS CLOCK AND PROCESSOR CLOCKING

The BCLK input directly controls the operating speed of the Pentium II processor system bus interface. All Pentium II processor system bus timing parameters are specified with respect to the rising edge of the BCLK input. The Pentium II processor core frequency must be configured during Reset by using the A20M#, IGNNE#, LINT[1]/NMI and LINT[0]/INTR pins. (See Table 7-1.) The value on these pins during Reset determines the multiplier that the PLL will use for the internal core clock.

Table 7-1. Core Frequency to System Bus Multiplier Configuration (1)

Ratio of System Bus to Processor Core Frequency	LINT[1]	LINT[0]	A20M#	IGNNE#
1/2 (2)	L	L	L	L
1/4	L	L	H	L
2/7	L	H	L	H
2/9	L	H	H	L
1/2 (2)	H	H	H	H

NOTES:

1. L and H designate electrical levels.
2. This combination exists for safe power-on only. The processor should not be used in this state.

See Figure 7-3 for the timing relationship between the system bus multiplier signals, RESET#, CRESET# and normal processor operation. Table 7-1 is a list of multipliers supported. All other multipliers are not authorized or supported.




Figure 7-3. Timing Diagram of Clock Ratio Signals

Using CRESET# (CMOS reset on the baseboard), the circuit in Figure 7-4 can be used to share these configuration signals. The component used as the multiplexer must not have outputs that drive higher than 2.5V in order to meet the Pentium II processor’s 2.5V tolerant

buffer specifications. The multiplexer output current should be limited to 200 mA maximum, in case the $V_{CC_{CORE}}$ supply to the processor ever fails.

As shown in Figure 7-4, the pull-up resistors between the multiplexer and the processor (1 K Ω) force a ratio of 1/2 into the processor in the event that the Pentium II processor powers up before the multiplexer and/or the core logic. This prevents the processor from ever seeing a ratio higher than the final ratio.




Figure 7-4. Example Schematic for Clock Ratio Pin Sharing

If the multiplexer were powered by $V_{CC_{2.5}}$, a pull-down could be used on CRESET# instead of the four pull-up resistors between the multiplexer and the Pentium II processor. In this case, the multiplexer must be designed such that the compatibility inputs are truly ignored, as their state is unknown.

The compatibility inputs to the multiplexer must meet the input specifications of the multiplexer. This may require a level translation before the multiplexer inputs unless the inputs and the signals driving them are already compatible.

For FRC mode operation, the multiplexer will need to be clocked using BCLK to meet setup and hold times to the processors. This may require the use of high speed programmable logic.

Multiplying the bus clock frequency is required to increase performance while allowing for cost effective distribution of signals within a system. The system bus frequency multipliers supported are shown in Table 7-10; **other combinations will not be validated nor are they authorized for implementation.**

Clock multiplying within the processor is provided by the internal Phase Lock Loop (PLL), requiring a constant frequency BCLK input. The system bus frequency ratio cannot be changed dynamically during normal operation, nor can it be changed during any low power modes. The system bus frequency ratio can be changed when RESET# is active, assuming that all Reset specifications are met. The BCLK frequency should not be changed in Deep Sleep state. (See Section 7.2.6.)

7.5.1. Mixing Processors of Different Frequencies

Mixing processors of different internal clock frequencies is not fully supported and has not been validated by Intel. One should also note when attempting to mix processors rated at different frequencies in a 2-way MP system that a common bus clock frequency and a set of multipliers must be found that is acceptable to all processors in the system. A processor may be run at a core frequency as low as its minimum rating. Operating system support for 2-way MP with mixed frequency processors should also be considered. Note that in order to support different frequency multipliers to each processor, the design shown in Figure 7-4 would require two multiplexers.

7.6. VOLTAGE IDENTIFICATION

There are five voltage identification pins on the Pentium II processor/Slot 1 connector. These pins can be used to support automatic selection of power supply voltages. These pins are not signals, but are either an open circuit or a short circuit to V_{SS} on the processor. The combination of opens and shorts defines the voltage required by the processor core. The VID pins are needed to cleanly support voltage specification variations on the Pentium II and future processors. These pins (VID[0] through VID[4]) are defined in Table 7-2. A '1' in this table refers to an open pin and a '0' refers to a short to ground. The definition provided below is a superset of the definition previously defined for the Pentium Pro processor. The power supply must supply the voltage that is requested or disable itself.

To ensure the system is ready for Pentium II processor variations, the range of values which are in **BOLD** in Table 7-2 must be supported. A smaller range will risk the ability of the system to migrate to a higher performance processor. A wider range provides more flexibility and is acceptable. Support for a wider range of VID settings benefit the system in meeting the power requirements of future processors.

Note that the '11111' (all opens) ID can be used to detect the absence of a processor core in a Slot 1 connector as long as the power supply used does not affect these lines. Detection logic and pull-ups should not affect VID inputs at the power source. (See Section A.1.53.)

Table 7-2. Voltage Identification Definition (1, 2, 3)

Processor Pins					
VID4	VID3	VID2	VID1	VID0	V _{CC} CORE
0	1	1	1	1	Reserved
0	1	1	1	0	Reserved
0	1	1	0	1	Reserved
0	1	1	0	0	Reserved
0	1	0	1	1	Reserved
0	1	0	1	0	Reserved
0	1	0	0	1	Reserved
0	1	0	0	0	Reserved
0	0	1	1	1	Reserved
0	0	1	1	0	Reserved
0	0	1	0	1	1.80 ⁽⁴⁾
0	0	1	0	0	1.85 ⁽⁴⁾
0	0	0	1	1	1.90 ⁽⁴⁾
0	0	0	1	0	1.95 ⁽⁴⁾
0	0	0	0	1	2.00 ⁽⁴⁾
0	0	0	0	0	2.05 ⁽⁴⁾
1	1	1	1	1	No Core
1	1	1	1	0	2.1 ⁽⁴⁾
1	1	1	0	1	2.2 ⁽⁴⁾
1	1	1	0	0	2.3 ⁽⁴⁾
1	1	0	1	1	2.4 ⁽⁴⁾
1	1	0	1	0	2.5 ⁽⁴⁾
1	1	0	0	1	2.6 ⁽⁴⁾
1	1	0	0	0	2.7 ⁽⁴⁾
1	0	1	1	1	2.8 ⁽⁴⁾
1	0	1	1	0	2.9
1	0	1	0	1	3.0
1	0	1	0	0	3.1
1	0	0	1	1	3.2
1	0	0	1	0	3.3
1	0	0	0	1	3.4
1	0	0	0	0	3.5

NOTES:

- 0 = Processor pin connected to V_{SS}.
- 1 = Open on processor; may be pulled up to TTL V_{IH} on motherboard. See the *Pentium® II Processor Power Distribution Guidelines* (Order Number 243332).
- VRM output should be disabled for V_{CC}CORE values less than 1.80V.
- To ensure the system is ready for Pentium® II processor variations, the values in **BOLD** in Table 7-2 must be supported.

The VID pins should be pulled up to a TTL-compatible level with external resistors to the power source of the regulator only if required by the regulator or external logic monitoring the VID[4:0] signals. The power source chosen must be guaranteed to be stable whenever the supply to the voltage regulator is stable. This will prevent the possibility of the processor supply going above V_{CCORE} in the event of a failure in the supply for the VID lines. In the case of a DC-to-DC converter, this can be accomplished by using the input voltage to the converter for the VID line pull-ups. A resistor of greater than or equal to 10K ohms may be used to connect the VID signals to the converter input. See the *Pentium® II Processor Power Distribution Guidelines* (Order Number 243332) for further information on power supply specifications for the Pentium II processor and future Slot 1 processors.

7.7. PENTIUM® II PROCESSOR SYSTEM BUS UNUSED PINS

All RESERVED pins must remain unconnected. Connection of Reserved pins to V_{CCORE}, V_{CC_{L2}}, V_{SS} or to any signal can result in component malfunction or incompatibility with future Slot 1 products. See Section 5.2. for a pin listing of the processor and the location of each Reserved pin.

All TESTHI pins must be connected to 2.5V via pull-up resistors of between 1 and 10 KΩ value.

PICCLK must be driven with a valid clock input and the PICD[1:0] lines must be pulled-up to 2.5V even when the local APIC will not be used. A separate pull-up resistor must be provided for each PICD line (see Table 7-3 for recommended values).

**Table 7-3. Recommended Pull-Up Resistor Values (Approximate)
for CMOS Signals (1, 2, 3, 4)**

Recommended Resistor Value (Approximate)	CMOS Signal
150	PICD[0], PICD[1]
150–220	FERR#, IERR#, THERMTRIP#
150–330	A20M#, IGNNE#, INIT#, LINT[1]/NMI, LINT[0]/INTR, PWRGOOD, SLP#
410	STPCLK#, SMI#
500	FLUSH#

NOTES:

1. These resistor values are recommended for system implementations using open drain CMOS buffers.
2. These approximate resistor values are for proper operation of debug tools only A ~150Ω pull-up resistor is expected for these signals.
3. The TRST# signal must be driven low at power on reset. This can be accomplished with a ~680Ω pull-down resistor.
4. For pullup resistor values on debug port signals, see Chapter 13, *Integration Tools*.

For reliable operation, always connect unused inputs or bi-directional signals to an appropriate signal level. Unused GTL+ inputs should be left as no connects; GTL+ termination is provided on the processor. Unused active low CMOS inputs should be connected to 2.5V. Unused active high inputs should be connected to ground (V_{SS}). Unused outputs can be left unconnected. A resistor must be used when tying bi-directional signals to power or ground. When tying any signal to power or ground, a resistor will also allow for system testability. For unused pins, it is suggested that (10 K Ω resistors be used for pull-ups (except for PICD[1:0] as discussed above) and (1 K Ω resistors be used for pull-downs.

7.8. PENTIUM® II PROCESSOR SYSTEM BUS SIGNAL GROUPS

In order to simplify the following discussion, the Pentium II processor system bus signals have been combined into groups by buffer type. **All Pentium II processor system bus outputs are open drain** and require a high-level source provided externally by the termination or pull-up resistor.

GTL+ input signals have differential input buffers, which use V_{REF} as a reference signal. GTL+ output signals require termination to 1.5V. In this document, the term “GTL+ Input” refers to the GTL+ input group as well as the GTL+ I/O group when receiving. Similarly, “GTL+ Output” refers to the GTL+ output group as well as the GTL+ I/O group when driving.

The CMOS, Clock, APIC and TAP inputs can each be driven from ground to 2.5V. The CMOS, APIC and TAP outputs are open drain and should be pulled high to 2.5V. This ensures not only correct operation for the Pentium II processor, but compatibility for future Slot 1 products as well. See Table 7-3 for recommended pull-up resistor values on each CMOS signal. ~150 Ω resistors are expected on the PICD[1:0] lines. Other values in Table 7-3 are specified for proper logic analyzer and test mode operation only.

The groups and the signals contained within each group are shown in Table 7-4. Refer to Appendix A for descriptions of these signals.

7.8.1. Asynchronous vs. Synchronous for System Bus Signals

All GTL+ signals are synchronous to BCLK. All of the CMOS, Clock, APIC and TAP signals can be applied asynchronously to BCLK, except when running two processors in FRC mode. Synchronization logic is required on all signals going to both processors in order to run in FRC mode.

Also note the timing requirements for FRC mode operation. With FRC enabled, PICCLK must be 1/4 of BCLK and synchronized with respect to BCLK. PICCLK must lag BCLK as specified in Table 7-14.

All APIC signals are synchronous to PICCLK. All TAP signals are synchronous to TCK.

Table 7-4. Pentium® II Processor/Slot 1 System Bus Signal Groups

Group Name	Signals
GTL+ Input	BPRI#, BR1# , DEFER#, RESET#, RS[2:0]#, RSP#, TRDY#
GTL+ Output	PRDY#
GTL+ I/O	A[35:3]#, ADS#, AERR#, AP[1:0]#, BERR#, BINIT#, BNR#, BP[3:2]#, BPM[1:0]#, BR0# (1), D[63:0]#, DBSY#, DEP[7:0]#, DRDY#, FRCERR, HIT#, HITM#, LOCK#, REQ[4:0]#, RP#
CMOS Input	A20M#, FLUSH#, IGNNE#, INIT#, LINT0/INTR, LINT1/NMI, PREQ#, PWRGOOD (2), SMI#, SLP# (3), STPCLK#
CMOS Output	FERR#, IERR#, THERMTRIP# (4)
Clock	BCLK
APIC Clock (5)	PICCLK
APIC I/O (5)	PICD[1:0]
TAP Input (5)	TCK, TDI, TMS, TRST#
TAP Output (5)	TDO
Power/Other (6)	VCCCORE, VcCL2, Vcc5, VID[4:0], VTT, Vss, SLOTOCC#, TESTHI, BSEL#, EMI

NOTES:

1. The BR0# pin is the only BREQ signal that is bi-directional. The internal BREQ# signals are mapped onto BR# pins after the agent ID is determined. See Appendix A for more information.
2. See Section A.1.35. for information on the PWRGOOD signal.
3. See Section 7.2.5. and Section A.1.42. for information on the SLP# signal.
4. See Section A.1.49. for information on the THERMTRIP# signal.
5. These signals are specified for 2.5V operation. See Table 7-3 for recommended pull-up resistor values.
6. VCCCORE is the power supply for the processor core and second level cache I/O logic.
VcCL2 is the power supply for the L2 cache component core logic.
VID[4:0] is described in Section 7.6.
VTT is used to terminate the system bus and generate VREF on the processor substrate.
Vss is system ground.
TESTHI should be connected to 2.5V with 1K–10K ohm resistors.
Vcc5 is not connected to the Pentium II processor. This supply is used for debug purposes only.
SLOTOCC# is described in A.1.41.
BSEL# should be connected at Vss.
See Appendix A for EMI pin descriptions.

7.9. TEST ACCESS PORT (TAP) CONNECTION

Due to the voltage levels supported by other components in the Test Access Port (TAP) logic, it is recommended that the Pentium II processor be first in the TAP chain and followed by any other components within the system. A translation buffer should be used to connect to the rest of the chain unless one of the other components is capable of accepting a 2.5V input. Similar considerations must be made for TCK, TMS and TRST#. Two copies of each signal may be required with each driving a different voltage level.

The Debug Port will have to be placed at the start and end of the TAP chain with the TDI of the first component coming from the Debug Port and the TDO from the last component going to the Debug Port. In a 2-way MP system, be cautious when including an empty Slot 1 connector in the scan chain. All connectors in the scan chain must have a processor installed to complete the chain or the system must support a method to bypass empty connectors; the Slot 1 terminator substrate connects TDI to TDO.

7.10. MAXIMUM RATINGS

Table 7-5 contains Pentium II processor stress ratings only. Functional operation at the absolute maximum and minimum is not implied nor guaranteed. The processor should not receive a clock while subjected to these conditions. Functional operating conditions are given in the AC and DC tables. Extended exposure to the maximum ratings may affect device reliability. Furthermore, although the processor contains protective circuitry to resist damage from static electric discharge, one should always take precautions to avoid high static voltages or electric fields.

7.11. PROCESSOR SYSTEM BUS DC SPECIFICATIONS

The processor DC specifications in this section are defined at the Pentium II processor edge fingers. See Appendix A for the processor edge finger signal definitions.

Most of the signals on the Pentium II processor system bus are in the GTL+ signal group. These signals are specified to be terminated to 1.5V. The DC specifications for these signals are listed in Figure 7-8.

To allow connection with other devices, the Clock, CMOS, APIC and TAP are designed to interface at non-GTL+ levels. The DC specifications for these pins are listed in Figure 7-8.

Table 7-6 through Table 7-8 list the DC specifications for the Pentium II processor. Specifications are valid only while meeting specifications for case temperature, clock frequency and input voltages. Care should be taken to read all notes associated with each parameter.

Table 7-5. Pentium® II Processor Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	Notes
T _{Storage}	Processor storage temperature	-40	85	°C	
V _{CC(AII)}	Any processor supply voltage with respect to V _{SS}	-0.5	Operating Voltage +1.4	V	1, 2
V _{inGTL+}	GTL+ buffer DC input voltage with respect to V _{SS}	-0.5	3.3	V	
V _{inCMOS}	CMOS buffer DC input voltage with respect to V _{SS}	-0.5	3.3	V	3
I _{VID}	Max VID pin current		5	mA	
I _{SLOT0CC}	Max SLOTOCC# pin current		5	mA	
Mech Max Latch Arms	Mechanical integrity of latch arms		50	Cycles	4
Mech Max Edge Fingers	Mechanical integrity of substrate edge fingers		50	Insertion/Extraction	5, 6

NOTES:

1. Operating voltage is the voltage to which the component is designed to operate. See Table 7-6.
2. This rating applies to the V_{CC}CORE, V_{CC}CL2, V_{CC}5 and any input (except as noted below) to the processor.
3. Parameter applies to CMOS, APIC and TAP bus signal groups only.
4. The mechanical integrity of the latch arms is specified to last a maximum of 50 cycles.
5. The electrical and mechanical integrity of the substrate edge fingers is specified to last for 50 insertion/extraction cycles.
6. Intel has performed internal testing showing functionality of single S.E.C. cartridge processors after 5000 insertions. While insertion/extraction cycling above 50 insertions may cause an increase in the contact resistance (above 0.1 ohms) and a degradation in the material integrity of the edge finger gold plating, it is possible to have processor functionality above the specified limit. The actual number of insertions before processor failure will vary based upon system configuration and environmental conditions.

Table 7-6. Pentium® II Processor/Slot 1 Connector Voltage/Current Specifications

Symbol	Parameter	Core Freq	Min	Typ	Max	Unit	Notes
V _{CCCORE}	V _{CC} for processor core			2.80		V	2, 3, 15
V _{CCL2}	V _{CC} for L2 cache		3.135	3.30	3.465	V	3
V _{TT}	Bus termination voltage		1.365	1.5	1.635	V	1.5V ±3%, ±9% (4)
Baseboard Tolerance, Static	Baseboard voltage, static tolerance level		-0.070		0.100	V	5
Baseboard Tolerance, Transient	Baseboard voltage, transient tolerance level		-0.145		0.145	V	5
V _{CCCORE} Tolerance, Static	V _{CCCORE} voltage, static tolerance level		-0.090		0.100	V	6
V _{CCCORE} Tolerance, Transient	V _{CCCORE} voltage, transient tolerance level		-0.185		0.185	V	6
I _{CCCORE}	I _{CC} for V _{CCCORE}	233 MHz 266 MHz 300 MHz		6.90 7.80 8.70	11.80 12.70 14.20	A A A	2, 7, 8, 16 2, 7, 8, 16 2, 7, 8, 16
I _{CCL2}	I _{CC} for L2 cache			0.50	1.40	A	3, 8
I _{VTT}	Termination voltage supply current				2.70	A	9
I _{CCSGNT CORE}	I _{CC} for Stop-Grant for V _{CCCORE}	233 MHz 266 MHz 300 MHz		0.80 0.90 1.00	1.10 1.20 1.30	A A A	10
I _{CCSLP CORE}	I _{CC} for Sleep V _{CCCORE}			0.70	0.80	A	8
I _{CCD_{SLP} CORE}	I _{CC} for Deep Sleep V _{CCCORE}				0.35	A	8
I _{CCSGNT L2}	I _{CC} for Stop-Grant for V _{CCL2}			0.10	0.20	A	10
I _{CCSLP L2}	I _{CC} for Sleep V _{CCL2}				0.20	A	8
I _{CCD_{SLP} L2}	I _{CC} for Deep Sleep V _{CCL2}				0.10	A	8
dl _{CCCORE} /dt	Power supply current slew rate				30	A/μs	11, 12, 13
dl _{CCL2} /dt	L2 cache power supply current slew rate				1	A/μs	11, 12, 13
dl _{CCV_{TT}} /dt	Termination current slew rate				8	A/μs	12, 13)
V _{CC5}	5V supply voltage		4.75	5.00	5.25	V	14
I _{CC5}	I _{CC} for 5V supply voltage			1.0		A	14

NOTES:

1. Unless otherwise noted, all specifications in this table apply to all processor frequencies and cache sizes.
2. $I_{CC_{CORE}}$ and $V_{CC_{CORE}}$ supply the processor core and the L2 cache I/O buffers.
3. $V_{CC_{L2}}$ and $I_{CC_{L2}}$ supply the L2 cache core.
4. V_{TT} must be held to 1.5V ±9%. It is recommended that V_{TT} be held to 1.5V±3% during system bus idle.
5. These are the tolerance requirements, across a 20 MHz bandwidth, **at the Slot 1 connector pins on the bottom side of the baseboard**. The requirements at the Slot 1 connector pins account for voltage drops (and impedance discontinuities) across the connector, substrate edge fingers and to the processor core. The Slot 1 connector has the following requirements: Pin Self Inductance: 10.5 nH(max); Pin to Pin Capacitance: 2 pF(max, at 1 MHz); Contact Resistance: 12 mΩ (max averaged over power/ground contacts). Contact Intel for testing conditions of these requirements.
6. These are the tolerance requirements, across a 20 MHz bandwidth, **at the processor substrate edge fingers**. The requirements at the processor substrate edge fingers account for voltage drops (and impedance discontinuities) at the substrate edge fingers and to the processor core.
7. The typical $I_{CC_{CORE}}$ measurements are an average current draw during the execution of Winstone* 96 on a Windows* 95 operating system. These numbers are meant as a guideline only, not a guaranteed specification. Actual measurements will vary based upon system environmental conditions and configuration.
8. Max I_{CC} measurements are measured at V_{CC} nominal voltage under maximum signal loading conditions.
9. The current specified is the current required for a single Pentium® II processor. A similar current is needed for the opposite end of the GTL+ bus.
10. The current specified is also for AutoHALT Power Down state.
11. Maximum values are specified by design/characterization at nominal $V_{CC_{CORE}}$ and nominal $V_{CC_{L2}}$.
12. Based on simulation and averaged over the duration of any change in current. Use to compute the maximum inductance tolerable and reaction time of the voltage regulator. This parameter is not tested.
13. di_{CC}/dt is measured at the Slot 1 connector pins.
14. V_{CC_5} and I_{CC_5} are not used by the Pentium II processor. This supply is used for debug purposes only.
15. Use Typical Voltage Specification with tolerance level specification to provide correct voltage regulation to the processor.
16. Voltage regulators may be designed with a minimum equivalent internal resistance to ensure that the output voltage, at maximum current output, is no greater than the nominal voltage level of $V_{CC_{CORE}}$ ($V_{CC_{CORE_TYP}}$). In this case, the maximum current level for the regulator, $I_{CC_{CORE_REG}}$, can be reduced from the specified maximum current $I_{CC_{CORE_MAX}}$ and is calculated by the equation:

$$I_{CC_{CORE_REG}} = I_{CC_{CORE_MAX}} \times \left(\frac{V_{CC_{CORE_TYP}}}{V_{CC_{CORE_TOLERANCE_STATIC_MAX}}} \right)$$

Table 7-7. GTL+ Signal Groups DC Specifications

Symbol	Parameter	Min	Max	Unit	Notes
V _{IL}	Input Low Voltage	-0.3	0.82	V	
V _{IH}	Input High Voltage	1.22	V _{TT}	V	
V _{OL}	Output Low Voltage		0.60	V	1
V _{OH}	Output High Voltage			V	See V _{TT} max in Table 8-1
I _{OL}	Output Low Current	36	48	mA	1, 2
I _L	Leakage Current		±100	µA	2
I _{LO}	Output Leakage Current		±15	µA	3

NOTES:

1. Parameter measured into a 50Ω resistor to 1.5V.
2. $0 \leq V_{IN} \leq 2.5V + 5\%$.
3. $0 \leq V_{OUT} \leq 2.5V + 5\%$.

Table 7-8. Non-GTL+ Signal Groups DC Specifications

Symbol	Parameter	Min	Max	Unit	Notes
V _{IL}	Input Low Voltage	-0.3	0.7	V	
V _{IH}	Input High Voltage	1.7	2.625	V	2.5V +5% maximum
V _{OL}	Output Low Voltage		0.4	V	1
V _{OH}	Output High Voltage	N/A	2.625	V	All outputs are open-drain to 2.5V +5%
I _{OL}	Output Low Current	14		mA	
I _{LI}	Input Leakage Current		±100	µA	2
I _{LO}	Output Leakage Current		±15	µA	3

NOTES:

1. Parameter measured at 14 mA (for use with TTL inputs).
2. $0 \leq V_{IN} \leq 2.5V + 5\%$.
3. $0 \leq V_{OUT} \leq 2.5V + 5\%$.

7.12. PENTIUM® II PROCESSOR SYSTEM BUS AC SPECIFICATIONS

The system bus timings specified in this section are defined at the processor edge fingers. Unless otherwise specified, timings are tested at the processor core during manufacturing. Timings at the processor edge fingers are specified by design characterization. See Appendix A for the Pentium II processor edge finger signal definitions.

Table 7-9 through Table 7-14 list the AC specifications associated with the Pentium II processor system bus. The system bus AC specifications are broken into the following categories: Table 7-9 and Table 7-10 contain the system bus clock core frequency and cache bus frequencies; Table 7-11 contains the GTL+ specifications; Table 7-12 contains the CMOS signal group specifications; Table 7-13 contains timings for the reset conditions; Table 7-14 covers APIC bus timing; and Table 7-15 covers TAP timing.

All system bus AC specifications for the GTL+ signal group are relative to the rising edge of the BCLK input. All GTL+ timings are referenced to V_{REF} for both '0' and '1' logic levels unless otherwise specified.

The timings specified in this section should be used in conjunction with the I/O buffer models provided by Intel. These I/O buffer models, which include package information, are available in IBIS format on Intel's web site: <http://www.intel.com>. GTL+ layout guidelines are also available in AP-585, *Pentium® II Processor GTL+ Guidelines* (Order Number 243330).

Care should be taken to read all notes associated with a particular timing parameter.

Table 7-9. System Bus AC Specifications (Clock) (1, 2)

T#	Parameter	Min	Nom	Max	Unit	Figure	Notes
	System Bus Frequency		66.67		MHz		All processor core frequencies (3)
T1:	BCLK Period		15.0		ns	7-6	3, 4
T1B:	BCLK to Core Logic Offset		0.78		ns	7-7	Absolute Value (5, 6)
T2:	BCLK Period Stability			±300	ps		7, 8
T3:	BCLK High Time	4.70			ns	7-6	@>1.7V
T4:	BCLK Low Time	5.10			ns	7-6	@<0.7V
T5:	BCLK Rise Time	0.75		1.95	ns	7-6	0.7V–1.8V (9)
T6:	BCLK Fall Time	0.75		1.95	ns	7-6	1.8V–0.7V (9)

NOTES:

1. All AC timings for the GTL+ signals are referenced to the BCLK rising edge at 0.70V at the processor edge fingers. This reference is to account for trace length and capacitance on the processor substrate, allowing the processor core to receive the signal with a reference at 1.25V. All GTL+ signal timings are referenced at 1.00V at the processor edge fingers.
2. All AC timings for the CMOS signals are referenced to the BCLK rising edge at 0.70V at the processor edge fingers. This reference is to account for trace length and capacitance on the processor substrate, allowing the processor core to reference voltage of 1.25V. All CMOS signal timings are referenced at 1.25V at the processor edge fingers.
3. The internal core clock frequency is derived from the system bus clock. The system bus clock to core clock ratio is determined during initialization as described in Section 7.5. Table 7-10 shows the supported ratios for each processor.
4. The BCLK period allows a +0.5 ns tolerance for clock driver variation.
5. The BCLK offset time is the absolute difference needed between the BCLK signal rising edge arriving at the S.E.C. cartridge edge finger at 0.7V vs. arriving at the core logic at 1.25V. The positive offset is needed to account for the delay between the Slot 1 connector and processor core. The positive offset ensures both the processor core and the core logic receive the BCLK edge concurrently.
6. See Chapter 9, *System Bus Signal Simulations* for system bus clock signal quality specifications.
7. Due to the difficulty of accurately measuring processor clock jitter in a system, it is recommended that a clock driver be used that is designed to meet the period stability specification into a test load of 10 to 20 pF on the rising edges of adjacent BCLKs crossing 1.25V at the pin of the processor core. The jitter present must be accounted for as a component of BCLK timing skew between devices.
8. The clock driver's closed loop jitter bandwidth must be set low to allow any PLL-based device to track the jitter created by the clock driver. The –20 dB attenuation point of the clock driver, as measured into a 10 to 20 pF load, should be less than 500 kHz. This specification may be ensured by design characterization and/or measured with a spectrum analyzer.
9. Not 100% tested. Specified by design/characterization as a clock driver requirement.

Table 7-10. Valid Pentium® II Processor System Bus, Core Frequency and Cache Bus Frequencies (1, 2)

BCLK Frequency (MHz)	Frequency Multiplier Supported	Core Frequency Rating (MHz)	L2 Cache Frequency (MHz)
66.67	7/2	233.33	116.67
66.67	4	266.67	133.33
66.67	9/2	300.00	150.00

NOTES:

1. Contact your local Intel representative for the latest information on processor frequencies and/or frequency multipliers.
2. While other bus ratios are defined, operation at frequencies other than those listed are not supported.

Table 7-11. Pentium® II Processor System Bus AC Specifications (GTL+ Signal Group) (1, 2)

T#	Parameter	Min	Max	Unit	Figure	Notes
T7:	GTL+ Output Valid Delay	1.07	6.37	ns	7-7	3
T8:	GTL+ Input Setup Time	2.53		ns	7-8	4, 5, 6
T9:	GTL+ Input Hold Time	1.53		ns	7-8	7
T10:	RESET# Pulse Width	1.00		ms	7-11	8

NOTES:

1. Not 100% tested. Specified by design characterization.
2. All AC timings for the GTL+ signals are referenced to the BCLK rising edge at 0.70V at the processor edge fingers. All GTL+ signal timings (address bus, data bus, etc.) are referenced at 1.00V at the processor edge fingers.
3. Valid delay timings for these signals are specified into 50Ω to 1.5V.
4. A minimum of three clocks must be guaranteed between two active-to-inactive transitions of TRDY#.
5. RESET# can be asserted (active) asynchronously, but must be deasserted synchronously.
6. Specification is for a minimum 0.40V swing.
7. Specification is for a maximum 1.0V swing.
8. After V_{CC}CORE, V_{CC}L2 and BCLK becomes stable.

**Table 7-12. Pentium® II Processor System Bus AC Specifications
(CMOS Signal Group) (1, 2, 3)**

T#	Parameter	Min	Max	Unit	Figure	Notes
T11:	2.5 Output Valid Delay	1.00	10.5	ns	7-7	4
T12:	2.5 Input Setup Time	5.50		ns	7-8	5, 6
T13:	2.5 Input Hold Time	1.75		ns	7-8	5
T14:	2.5 Input Pulse Width, except PWRGOOD	2		BCLKs	7-7	Active and Inactive states
T15:	PWRGOOD Inactive Pulse Width	10		BCLKs	7-7 7-11	7

NOTES:

1. Not 100% tested. Specified by design characterization.
2. All AC timings for the CMOS signals are referenced to the BCLK rising edge at 0.7V at the processor edge fingers. All CMOS signal timings are referenced at 1.25V at the processor edge fingers.
3. These signals may be driven asynchronously, but must be driven synchronously in FRC model.
4. Valid delay timings for these signals are specified to 2.5V +5%. See Table 7-3 for pull-up resistor values.
5. To ensure recognition on a specific clock, the setup and hold times with respect to BCLK must be met.
6. INTR and NMI are only valid during APIC disable mode. LINT[1:0] are only valid during APIC enabled mode.
7. When driven inactive or after V_{CCORE} , V_{CCL2} and BCLK become stable.

Table 7-13. System Bus AC Specifications (Reset Conditions)

T#	Parameter	Min	Max	Unit	Figure	Notes
T16:	Reset Configuration Signals (A[14:5]#, BR0#, FLUSH#, INIT#) Setup Time	4		BCLKs	7-10	Before deassertion of RESET
T17:	Reset Configuration Signals (A[14:5]#, BR0#, FLUSH#, INIT#) Hold Time	2	20	BCLKs	7-10	After clock that deasserts RESET#
T18:	Reset Configuration Signals (A20M#, IGNNE#, LINT[1:0]) Setup Time	1		ms	7-10	Before deassertion of RESET#
T19:	Reset Configuration Signals (A20M#, IGNNE#, LINT[1:0]) Delay Time		5	BCLKs	7-10	After assertion of RESET# (1)
T20:	Reset Configuration Signals (A20M#, IGNNE#, LINT[1:0]) Hold Time	2	20	BCLKs	7-10 7-11	After clock that deasserts RESET#

NOTE:

1. For a Reset, the clock ratio defined by these signals must be a safe value (their final or lower multiplier) within this delay unless PWRGOOD is being driven inactive.

Table 7-14. System Bus AC Specifications (APIC Clock and APIC I/O) (1, 2)

T#	Parameter	Min	Max	Unit	Figure	Notes
T21:	PICCLK Frequency	2.0	33.3	MHz		3
T21B:	FRC Mode BCLK to PICCLK Offset	1.0	5.0	ns	7-9	3
T22:	PICCLK Period	30.0	500.0	ns	7-6	
T23:	PICCLK High Time	12.0		ns	7-6	
T24:	PICCLK Low Time	12.0		ns	7-6	
T25:	PICCLK Rise Time	0.25	5.0	ns	7-6	7
T26:	PICCLK Fall Time	0.25	5.0	ns	7-6	7
T27:	PICD[1:0] Setup Time	8.5		ns	7-8	4
T28:	PICD[1:0] Hold Time	3.0		ns	7-8	4
T29:	PICD[1:0] Valid Delay	3.0	12.0	ns	7-7	4, 5, 6

NOTES:

1. Not 100% tested. Specified by design characterization.
2. All AC timings for the APIC clock and APIC I/O signals are referenced to the PICCLK rising edge at 0.70V at the processor edge fingers. All APIC clock and APIC I/O signal timings are referenced at 1.25V at the processor edge fingers.
3. With FRC enabled PICCLK must be 1/4X BCLK and synchronized with respect to BCLK.
4. Referenced to PICCLK Rising Edge.
5. For open drain signals, Valid Delay is synonymous with Float Delay.
6. Valid delay timings for these signals are specified to 2.5V +5%. See Table 7-3 for recommended pull-up resistor values.
7. These values are not tested during manufacturing.

Table 7-15. System Bus AC Specifications (TAP Connection) (1)

T#	Parameter	Min	Max	Unit	Figure	Notes
T30:	TCK Frequency		16.667	MHz		
T31:	TCK Period	60.0		ns	7-6	
T32:	TCK High Time	25.0		ns	7-6	@1.7V (2)
T33:	TCK Low Time	25.0		ns	7-6	@0.7V (2)
T34:	TCK Rise Time		5.0	ns	7-6	(0.7V–1.7V) (2, 3), 9
T35:	TCK Fall Time		5.0	ns	7-6	(1.7V–0.7V) (2, 3), 9
T36:	TRST# Pulse Width	40.0		ns	7-13	Asynchronous (2)
T37:	TDI, TMS Setup Time	5.5		ns	7-12	4
T38:	TDI, TMS Hold Time	14.5		ns	7-12	4
T39:	TDO Valid Delay	2.0	13.5	ns	7-12	5, 6
T40:	TDO Float Delay		28.5	ns	7-12	2, 5, 6
T41:	Non-Test Outputs Valid Delay	2.0	27.5	ns	7-12	5, 7, 8
T42:	Non-Test Inputs Setup Time		27.5	ns	7-12	2, 5, 7, 8
T43:	Non-Test Inputs Setup Time	5.5		ns	7-12	4, 7, 8
T44:	Non-Test Inputs Hold Time	14.5		ns	7-12	4, 7, 8

NOTES:

1. All AC timings for the TAP signals are referenced to the TCK rising edge at 0.70V at the processor edge fingers. All TAP signal timings are referenced at 1.25V at the processor edge fingers.
2. Not 100% tested. Guaranteed by design characterization.
3. 1 ns can be added to the maximum TCK rise and fall times for every 1 MHz below 16.667 MHz.
4. Referenced to TCK rising edge.
5. Referenced to TCK falling edge.
6. Valid delay timing for this signal is specified to 2.5V +5%. See Table 7-3 for pull-up resistor values.
7. Non-Test Outputs and Inputs are the normal output or input signals (besides TCK, TRST#, TDI, TDO and TMS). These timings correspond to the response of these signals due to TAP operations.
8. During Debug Port operation, use the normal specified timings rather than the TAP signal timings.
9. These values are not tested during manufacturing.

NOTES FOR Figure 7-6 THROUGH Figure 7-13

1. Figure 7-6 through Figure 7-13 to be used in conjunction with Table 7-9 through Table 7-15.
2. All AC timings for the GTL+ signals are referenced to the BCLK rising edge at 0.70V at the processor edge fingers. This reference is to account for trace length and capacitance on the processor substrate, allowing the processor core to receive the signal with a reference at 1.25V. Timings for other components on the baseboard should use a BCLK reference voltage of 1.25V. All GTL+ signal timings are referenced at 1.00V at the Slot 1 connector pin.
3. The measurements are collected at the Pentium® II processor edge fingers.




Figure 7-5. BCLK to Core Logic Offset




Figure 7-6. BCLK, PICCLK, TCK Generic Clock Waveform




Figure 7-7. System Bus Valid Delay Timings




Figure 7-8. System Bus Setup and Hold Timings




Figure 7-9. FRC Mode BCLK to PICCLK Timing




Figure 7-10. System Bus Reset and Configuration Timings




Figure 7-11. Power-On Reset and Configuration Timings




Figure 7-12. Test Timings (TAP Connection)




Figure 7-13. Test Reset Timings



8

GTL+ Interface Specifications



CHAPTER 8

GTL+ INTERFACE SPECIFICATIONS

This section defines the new open-drain bus called GTL+. The primary target audience is designers developing systems using GTL+ devices such as the Pentium II processor and the 82440FX PCIset. This specification will also be useful for I/O buffer designers developing an I/O cell and package to be used on a GTL+ bus.

This specification is an enhancement to the GTL (Gunning Transceiver Logic) specification. The enhancements were made to allow the interconnect of up to eight devices operating at 66.6 MHz and higher using manufacturing techniques that are standard in the microprocessor industry. The specification enhancements over standard GTL provide better noise margins and reduced ringing. Since this specification is different from the GTL specification, it is referred to as GTL+.

The GTL+ specification defines an open-drain bus with external pull-up resistors providing termination to a termination voltage (V_{TT}). The specification includes a maximum driver output low voltage (V_{OL}) value, output driver edge rate requirements, example AC timings, maximum bus agent loading (capacitance and package stub length), and a receiver threshold (V_{REF}) that is proportional to the termination voltage.

The specification is given in two parts. The first, is the system specification which describes the system environment. The second, is the actual I/O specification, which describes the AC and DC characteristics for an I/O transceiver.

Note that some of the critical distances, such as routing length, are given in electrical length (time) instead of physical length (distance). This is because the system design is dependent on the propagation time of the signal on a printed circuit board trace rather than just the length of the trace. Different substrate materials, package materials and system construction result in different signal propagation velocities. Therefore a given physical length does not correspond to a fixed electrical length. The length calculation is up to the designer.

8.1. SYSTEM SPECIFICATION

Figure 8-1 shows a typical system that a GTL+ device would be placed into. The typical system is shown with two terminations and multiple transceiver agents connected to the bus. The receivers have differential inputs connected to a reference voltage, V_{REF} , which is generated externally by a voltage divider. Typically, one voltage divider exists at each component. Here one is shown for the entire network.




Figure 8-1. Example Terminated Bus with GTL+ Transceivers

8.1.1. System Bus Specifications

It is recommended to have the GTL+ bus routed in a daisy-chain fashion with termination resistors at each end of every signal trace. These termination resistors are placed electrically between the ends of the signal traces and the V_{TT} voltage supply and generally are chosen to approximate the substrate impedance. The valid high and low levels are determined by the input buffers using a reference voltage called V_{REF} .

Table 8-1 lists the nominal specification for the GTL+ termination voltage (V_{TT}). The GTL+ reference voltage (V_{REF}) should be set to $2/3 V_{TT}$ for the core logic using a voltage divider on the motherboard. It is important that the motherboard impedance be specified and held to $65\Omega \pm 20\%$ tolerance, and that the intrinsic trace capacitance for the GTL+ signal group traces is known. For more details on GTL+, see AP-585, *Pentium® II Processor GTL+ Guidelines* (Order Number 243330).

Table 8-1. Pentium® II Processor GTL+ Bus Specifications (1)

Symbol	Parameter	Min	Typ	Max	Units	Notes
V_{TT}	Bus Termination Voltage	1.365	1.5	1.635	V	1.5V $\pm 3\%$, $\pm 9\%$ (2)
R_{TT}	Termination Resistor		56		Ohms	$\pm 5\%$
V_{REF}	Bus Reference Voltage		$2/3 V_{TT}$		V	$\pm 2\%$ (3)

NOTES:

1. The Pentium® II processor contains GTL+ termination resistors at the end of the signal trace on the processor substrate. The Pentium II processor generates V_{REF} , on the processor, by using a voltage divider on V_{TT} supplied through the Slot 1 connector.
2. V_{TT} must be held to 1.5V $\pm 9\%$; $dlcc_{V_{TH}}/dt$ is specified in Table 7-6. This is measured at the processor edge fingers. It is recommended that V_{TT} be held to 1.5 $\pm 3\%$ during system bus idle.
3. V_{REF} is generated by the processor to be $2/3 V_{TT}$ nominally.

8.1.2. System AC Parameters: Signal Quality

The system AC parameters fall into two categories, Signal Quality and Flight Time. Acceptable signal quality must be maintained over all operating conditions to ensure reliable operation. Signal Quality is defined by three parameters: Overshoot/Undershoot, Settling Limit, and Ringback. These parameters are illustrated in Figure 8-2 and are described in Table 8-2.




Figure 8-2. Receiver Waveform Showing Signal Quality Parameters

Table 8-2. Specifications for Signal Quality

Symbol	Parameter	Specification
Maximum Signal Overshoot	Maximum Absolute voltage for the Pentium® II processor edge finger	2.5V
Maximum Signal Undershoot	Maximum Absolute voltage a signal extends below V _{SS} (simulated without protection diodes).	-0.7V
Settling Limit	The maximum amount of ringing, at the receiving processor pin, a signal must be limited to before its next transition. This signal should be within 10% of the signal swing to its final value, when either in its high state or low state.	±10% of (V _{OH} -V _{OL}) (guideline)
Maximum Signal Ringback (Nominal)	The maximum amount of ringing allowed for a signal at a receiving processor pin within the receiving chips setup and hold time window before the next clock. This value is dependent upon the specific receiver design. (Ringing within the setup and hold windows must not come within 250mV of V _{REF} at the processor edge fingers, although specific devices may allow more ringing and loosen this specification. See Section 8.1.2.1. for more details.	V _{REF} ±250 mV

The overshoot/undershoot guidelines are provided to limit signals transitioning beyond V_{CC} or V_{SS} due to fast signal edge rates. Violating the overshoot/undershoot guideline is acceptable, but since excessive ringback is the harmful effect associated with overshoot/undershoot it will make satisfying the ringback specification very difficult.

Violations of the Settling Limit guideline are acceptable if simulations of 5 to 10 successive transitions do not show the amplitude of the ringing increasing in the subsequent transitions. If a signal has not settled close to its final value before the next logic transition, then the timing delay to V_{REF} of the succeeding transition may vary slightly due to the stored reactive energy in the net inherited from the previous transition. This is akin to ‘eye’ patterns in communication systems caused by inter-symbol interference. The resulting effect is a slight variation in flight time.

These parameters are defined as follows:

τ is the minimum time that the input must spend, after crossing V_{REF} at the High level, before it can ring back, having overshoot $V_{IN_HIGH_MIN}$ by at least α , while ρ , δ , and ϕ (defined below) are at some preset values, all without increasing T_{SU} by more than 0.05 ns. Analogous for Hi-to-Lo transitions.

It is expected that the larger the overshoot α , the smaller the amount of time, τ , needed to maintain setup time to within +0.05 ns of the nominal value. For a given value of α , it is likely that τ will be the longest for the slowest input edge rate of 0.3V/ns. Furthermore, there may be some dependence between τ and lower starting voltages than $V_{REF} - 0.2V$ (for Lo-to-Hi transitions) for the reason described later in the section on receiver characterization. Analogous for Hi-to-Lo transitions.

ρ & δ are respectively, the amplitude and duration of square-wave ringback, below the threshold voltage (V_{REF}), that the receiver can tolerate without increasing T_{SU} by more than 0.05 ns for a given pair of (α , τ) values.




Figure 8-4. Standard Input Hi-to-Lo Waveform for Characterizing Receiver Ringback Tolerance

If, for any reason, the receiver cannot tolerate any ringback across the reference threshold (V_{REF}), then r would be a negative number, and δ may be infinite. Otherwise, expect an inverse (or near-inverse) relationship between ρ and δ , where the more the ringback, the shorter is the time that the ringback is allowed to last without causing the receiver to detect it.

ϕ is the final minimum settling voltage, relative to the reference threshold (V_{REF}), that the input should return to after ringback to guarantee a valid logic state at the internal flip-flop input.

ϕ is a function of the input amplifier gain, its differential mode offset, and its intrinsic maximum level of differential noise.

Specifying the values of α , τ , ρ , δ , and ϕ is the responsibility of the receiver vendor. The system designer should guarantee that all signals arriving at such a receiver remain in the permissible region specified by the vendor parameters as they correspond to those of the idealized square waves of Figure 8-3 and Figure 8-4. For instance, a signal with ringback inside the box delineated by ρ and δ can have a τ equal to or longer than the minimum, and an α equal to or larger than the minimum also.

A receiver that does not tolerate any ringback would show the following values for the above parameters:

$$\alpha \geq 0V, \tau \geq T_{SU}, \rho = -200 \text{ mV}, \delta = \text{undefined}, \phi = 200 \text{ mV}.$$

A receiver which tolerates 50 mV of ringback would show the following values for the above parameters:

$$\alpha \geq 0V, \tau = \text{datasheet}, \rho = -150 \text{ mV}, \delta = \text{datasheet}, \phi \geq \text{tens of mV (datasheet)}.$$

Finally, a receiver which tolerates ringback across the switching threshold would show the following values for the above parameters:

$$\alpha \geq 0V, \tau = \text{datasheet}, \rho \geq 0 \text{ mV (datasheet)}, \delta = \text{datasheet}, \phi \geq \text{tens of mV}.$$

where δ would usually be a brief amount of time, yielding a pulse (or “blip”) beyond V_{REF} .

8.1.3. AC Parameters: Flight Time

Signal Propagation Delay is the time between when a signal appears at a driver pin and the time it arrives at a receiver pin. **Flight Time** is often used interchangeably with Signal Propagation Delay but it is actually quite different. Flight time is a term in the timing equation that includes the signal propagation delay, any effects the system has on the T_{CO} of the driver, plus any adjustments to the signal at the receiver needed to guarantee the T_{SU} of the receiver. More precisely, **Flight Time** is defined to be:

The time difference between when a signal at the **input pin** of a receiving agent (adjusted to meet the receiver manufacturer’s conditions required for AC specifications) crosses V_{REF} , and the time that the **output pin** of the driving agent crosses V_{REF} **were it driving the test load** used by the manufacturer to specify that driver’s AC timings.

An example of the simplest Flight Time measurement is shown in Figure 8-5. The receiver specification assumes that the signal maintains an edge rate greater than or equal to 0.3V/ns at the **receiver chip pad** in the overdrive region from V_{REF} to $V_{REF} + 200$ mV for a rising edge and that there are no signal quality violations after the input crosses V_{REF} at the **pad**. The Flight Time measurement is similar for a simple Hi-to-Lo transition. Notice that timing is measured at the driver and receiver pins while signal integrity is observed at the receiver chip **pad**. When signal integrity at the pad violates the guidelines of this specification, and adjustments need to be made to flight time, the adjusted flight time obtained at the chip pad can be assumed to have been obtained at the package pin, usually with a small timing error penalty.




Figure 8-5. Measuring Nominal Flight Time

The 0.3V/ns edge rate will be addressed later in this chapter, since it is related to the conditions used to specify a GTL+ receiver’s minimum setup time. What is meant by edge rate is neither instantaneous, nor strictly average. Rather, it can best be described for a rising edge—by imagining an 0.3V/ns line crossing V_{REF} at the same moment that the signal crosses it, and extending to $V_{REF} + 200$ mV, with the signal staying ahead (earlier in time) of that line at all times, until it reaches $V_{REF} + 200$ mV. Such a requirement would always yield signals with an average edge rate $>0.3V/ns$, but which could have instantaneous slopes that are lower or higher than 0.3V/ns, as long as they do not cause a crossing of the inclined line.

If either the rising or falling edge is slower than 0.3V/ns through the overdrive region beyond V_{REF} , (i.e., does not always stay ahead of an 0.3V/ns line), then the flight time for a rising edge is determined by extrapolating back from the signal crossing of $V_{REF} + 200$ mV to V_{REF} using an 0.3V/ns slope as indicated in Figure 8-6.




Figure 8-6. Flight Time of a Rising Edge Slower than 0.3V/ns

If the signal is not monotonic while traversing the overdrive region (V_{REF} to $V_{REF} + 200$ mV rising, or V_{REF} to $V_{REF} - 200$ mV falling), or rings back into the overdrive region after crossing V_{REF} , then flight time is determined by extrapolating back from the last crossing of $V_{REF} \pm 200$ mV using a line with a slope of $0.8V/ns$ (the maximum allowed rising edge rate). This yields a new V_{REF} crossing point to be used for the flight time calculation. Figure 8-7 represents the situation where the signal is non-monotonic after crossing V_{REF} on the rising edge.




Figure 8-7. Extrapolated Flight Time of a Non-Monotonic Rising Edge

Figure 8-8 shows a falling edge that rings back into the overdrive region after crossing V_{REF} , and the $0.8V/ns$ line used to extrapolate flight time. Since strict adherence to the edge rate specification is not required for Hi-to-Lo transitions, and some drivers' falling edges are substantially faster than $0.8V/ns$ —at both the fast and slow corners—care should be taken when using the $0.8V/ns$ extrapolation. The extrapolation is invalid whenever it yields a V_{REF} crossing that occurs earlier than when the signal's actual edge crosses V_{REF} . In that case, flight time is defined to be the longer of: the time when the input at the receiver crosses V_{REF} initially, or when the line extrapolated (at $0.8V/ns$) crosses V_{REF} . Figure 8-8 illustrates the situation where the extrapolated value would be used.




Figure 8-8. Extrapolated Flight Time of a Non-Monotonic Falling Edge

The maximum acceptable Flight Time is determined on a net-by-net basis, and is usually different for each unique driver-receiver pair. The maximum acceptable Flight Time can be calculated using the following equation (known as the setup time equation):

$$T_{\text{FLIGHT_MAX}} = \text{Clock Period} - T_{\text{CO_MAX}} - T_{\text{SU_MIN}} - T_{\text{CLK_SKEW_MAX}} \\ - T_{\text{CLK_JITTER_MAX}} - \text{CLK}_{\text{ADJ}} - T_{\text{ADJ}}$$

Where:

$T_{\text{CO_MAX}}$ is the maximum clock-to-out delay of a driving agent,

$T_{\text{SU_MIN}}$ is the minimum setup time required by a receiver on the same net,

$T_{\text{CLK_SKEW_MAX}}$ is the maximum anticipated time difference between the driver's and the receiver's clock inputs, and

$T_{\text{CLK_JITTER_MAX}}$ is maximum anticipated edge-to-edge phase jitter.

CLK_{ADJ} is the host clock adjustment factor.

T_{ADJ} - an empirical timing adjustment factor that accounts for timing “pushout” seen when multiple bits change state at the same time. The factors that contribute to the adjustment factor include crosstalk on the PCB, substrate, and packages, simultaneous switching noise, and edge rate degradation caused by inductance in the ground return path.

The above equation should be checked for all pairs of devices on all nets of a bus.

The minimum acceptable Flight Time is determined by the following equation (known as the hold time equation):

$$T_{\text{FLIGHT_MIN}} = T_{\text{HOLD}} + \text{CLK}_{\text{SKEW}} + \text{CLK}_{\text{ADJ}} - T_{\text{CO_MIN}}$$

Where:

$T_{\text{CO_MIN}}$ —the minimum clock to output specification.

$T_{\text{FLT_MIN}}$ —the minimum flight time.

T_{HOLD} —the minimum specified input hold time.

CLK_{SKEW} —the maximum variation between components receiving the same clock edge.

CLK_{ADJ} —the host clock adjustment factor.

The Hold time equation is independent of clock jitter, since data is released by the driver and is required to be held at the receiver on the same clock edge.

8.2. GENERAL GTL+ I/O BUFFER SPECIFICATION

This specification identifies the key parameters for the driver, receiver, and package that must be met to operate in the system environment described in the previous section. All specifications must be met over all possible operating conditions including temperature, voltage, and semiconductor process. **This information is included for designers of components for a GTL+ bus.**

8.2.1. I/O Buffer DC Specification

Table 8-3 contains the I/O Buffer DC parameters.

Table 8-3. I/O Buffer DC Parameters

Symbol	Parameter	Min	Max	Units	Notes
VOL	Driver Output Low Voltage		0.600	V	1
V _{IH}	Receiver Input High Voltage	V _{REF} + 0.2		V	2
V _{IL}	Receiver Input Low Voltage		V _{REF} - 0.2	V	2
V _{ILC}	Input Leakage Current		10	μA	3
C _{IN} , C _O	Total Input/Output Capacitance		10	pF	4

NOTES:

1. Measured into a 25Ω test load tied to V_{TT} = 1.5V, as shown in Figure 8-9.
2. V_{REF} = 2/3 V_{TT}. (V_{TT} = 1.5V ±10%), V_{REF} has an additional tolerance of ±2%.
3. This parameter is for inputs without internal pull-ups or pull downs and 0 ≤ V_{IN} ≤ V_{TT}.
4. Total capacitance, as seen from the attachment node on the network, which includes traces on the substrate, IC socket, component package, driver/receiver capacitance and ESD structure capacitance.

8.2.2. I/O Buffer AC Specifications

Table 8-4 contains the I/O Buffer AC parameters.

Table 8-4. I/O Buffer AC Parameters

Symbol	Parameter	Min	Max	Units	Figure	Notes
dV/dt_{EDGE}	Output Signal Edge Rate, rise	0.3	0.8	V/ns		1, 2, 3
dV/dt_{EDGE}	Output Signal Edge Rate, fall	0.3	0.8	V/ns		1, 2, 3

NOTES:

1. This is the maximum instantaneous dV/dt over the entire transition range (Hi-to-Lo or Lo-to-Hi) as measured at the driver's output pin while driving the Ref8N network, with the driver and its package model located near the center of the network.
2. These are design targets. The acceptance of the buffer is also based on the resultant signal quality. In addition to edge rate, the shape of the rising edge can also have a significant effect on the buffer's performance, therefore the driver must also meet the signal quality criteria in the next section. For example, a rising linear ramp of at 0.8V/ns will generally produce worse signal quality (more ringback) than an edge that rolls off as it approaches V_{TT} even though it might have exceeded that rate earlier. Hi-to-Lo edge rates may exceed this specification and produce acceptable results with a corresponding reduction in V_{OL} . For instance, a buffer with a falling edge rate larger than 1.5V/ns can be deemed acceptable because it produced a V_{OL} less than 500 mV. Lo-to-Hi edges must meet both signal quality and maximum edge rate specifications.
3. The minimum edge rate is a design target, and slower edge rates can be acceptable, although there is a timing impact associated with them in the form of an increase in flight time, since the signal at the receiver will no longer meet the required conditions for T_{SU} . Refer to Section 8.1.3. on computing flight time for more details on the effects of edge rates slower than 0.3V/ns.

8.2.3. Determining Clock-to-Out, Setup and Hold

This section describes how to determine setup, hold and clock to out timings.

8.2.3.1. CLOCK-TO-OUTPUT TIME, T_{CO}

T_{CO} is measured using the test load in Figure 8-9, and is the delay from the 1.5V crossing point of the clock signal at the clock input **pin** of the device, to the V_{REF} crossing point of the output signal at the output **pin** of the device. For simulation purposes, the test load can be replaced by its electrical equivalent, which is a single 50 Ω resistor connected directly to the package pin and terminated to 1.5V.

In a production test environment, it is nearly impossible to measure T_{CO} directly at the output pin of the device, instead, the test is performed a finite distance away from the pin and compensated for the finite distance. The test load circuit shown in Figure 8-9 takes this into account by making this finite distance a 50 Ω transmission line. To get the exact timings at the output pin, the propagation delay along the transmission line must be subtracted from the measured value at the probe point.

T_{CO} measurement for a Lo-to-Hi signal transition is shown in Figure 8-10. The T_{CO} measurement for Hi-to-Lo transitions is similar.




Figure 8-9. Test Load for Measuring Output AC Timings




Figure 8-10. Clock to Output Data Timing (T_{CO})

8.2.3.2. MINIMUM SETUP AND HOLD TIMES

Setup time for GTL+ (TSU) is defined as:

The minimum time from the input signal pin crossing of V_{REF} to the clock pin of the receiver crossing the 0.7V level, which guarantees that the input buffer has captured **new** data at the input pin, given an infinite hold time.

Strictly speaking, setup time must be determined when the input barely meets minimum hold time (see definition of hold time below). However, for current GTL+ systems, hold time should be met well beyond the minimum required in cases where setup is critical. This is because setup is critical when the receiver is far removed from the driver. In such cases, the signal will be held at the receiver for a long time after the clock, since the change needs a long time to propagate from the driver to the receiver.

The recommended procedure for the I/O buffer designer to extract T_{SU} is outlined below. If one employs additional steps, it would be beneficial that any such extra steps be documented with the results of this receiver characterization:

The full receiver circuit must be used, comprising the input differential amplifier, any shaping logic gates, and the edge-triggered (or pulse-triggered) flip-flop. The output of the flip-flop must be monitored.

The receiver's Lo-to-Hi setup time should be determined using a nominal input waveform like the one shown in Figure 8-11 (solid line). The Lo-to-Hi input starts at $V_{IN_LOW_MAX}$ ($V_{REF} - 200$ mV) and goes to $V_{IN_HIGH_MIN} = V_{REF} + 200$ mV, at a slow edge rate of 0.3V/ns, with the process, temperature, voltage, and $V_{REF_INTERNAL}$ of the receiver set to the worst (longest T_{SU}) corner values. Here, V_{REF} is the external (system) reference voltage at the device pin. Due to tolerance in V_{TT} (1.5V, $\pm 10\%$) and the voltage divider generating system V_{REF} from V_{TT} ($\pm 2\%$), V_{REF} can shift around 1 V by a maximum of ± 122 mV. When determining setup time, the internal reference voltage $V_{REF_INTERNAL}$ (at the reference gate of the diff. amp.) must be set to the value which yields the longest setup time. Here, $V_{REF_INTERNAL} = V_{REF} \pm (122 \text{ mV} + V_{NOISE})$. Where, V_{NOISE} is the net maximum differential noise amplitude on the component's internal V_{REF} distribution bus (at the amplifier's reference input gate) comprising noise picked up by the connection from the V_{REF} package pin to the input of the amp.

Analogously, for the setup time of Hi-to-Lo transitions (Figure 8-12), the input starts at $V_{IN_HIGH_MIN} = V_{REF} + 200$ mV and drops to $V_{IN_LOW_MAX} = V_{REF} - 200$ mV at the rate of 0.3V/ns.

For both the 0.3V/ns edge rate and faster edge rates (up to 0.8V/ns for Lo-to-Hi, and 3V/ns for Hi-to-Lo—dashed lines in Figure 8-11 and Figure 8-12), one must ensure that lower starting voltages of the input swing (V_{START} in the range ' $V_{REF} - 200$ mV' to 0.5V for Lo-to-Hi transitions, and 1.5V to ' $V_{REF} + 200$ mV' for Hi-to-Lo transitions—dashed lines in Figure 8-11 and Figure 8-12) do not require T_{SU} to be made longer. This step is needed since a lower starting voltage may cause the input differential amplifier to require more time to switch, due to having been in deeper saturation in the initial state.

Hold time for GTL+, T_{HOLD} , is defined as:

The minimum time from the clock pin of the receivers crossing of the 1.5V level to the receiver input signal pin crossing of V_{REF} , which guarantees that the input buffer has captured **new** data at the receiver input signal pin, given an infinite setup time.

Strictly speaking, hold time must be determined when the input barely meets minimum setup time (see definition of setup time above). However, for current GTL+ systems, setup time is expected to be met, well beyond the minimum required in cases where hold is critical. This is because hold is critical when the receiver is very close to the driver. In such cases, the signal will arrive at the receiver shortly after the clock, hence meeting setup time with comfortable margin.




Figure 8-11. Standard Input Lo-to-Hi Waveform for Characterizing Receiver Setup Time




Figure 8-12. Standard Input Hi-to-Lo Waveform for Characterizing Receiver Setup Time

The recommended procedure for extracting T_{HOLD} is outlined below. If one employs additional steps, it would be beneficial that any such extra steps be documented with the results of this receiver characterization:

The full receiver circuit must be used, comprising the input differential amplifier, any shaping logic gates, and the edge-triggered (or pulse-triggered) flip-flop. The output of the flip-flop must be monitored.

The receiver's Lo-to-Hi hold time should be determined using a nominal input waveform that starts at $V_{\text{IN_LOW_MAX}}$ ($V_{\text{REF}} - 200 \text{ mV}$) and goes to V_{TT} , at a fast edge rate of 0.8 V/ns , with the process, temperature, voltage, and $V_{\text{REF_INTERNAL}}$ of the receiver set to the fastest (or best) corner values (yielding the longest T_{HOLD}). Here, V_{REF} is the external (system) reference voltage at the device pin. Due to tolerance in V_{TT} ($\pm 2\%$) and the voltage divider generating system V_{REF} from V_{TT} ($\pm 2\%$), V_{REF} can shift around 1 V by a maximum of $\pm 122 \text{ mV}$. When determining hold time, the internal reference voltage $V_{\text{REF_INTERNAL}}$ (at the reference gate of the diff. amp.) must be set to the value which yields the worst case hold time. Here, $V_{\text{REF_INTERNAL}} = V_{\text{REF}} \pm (122 \text{ mV} + V_{\text{NOISE}})$. Where, V_{NOISE} is the net maximum differential noise amplitude on the component's internal V_{REF} distribution bus (at the amplifier's reference input gate) comprising noise picked up by the connection from the V_{REF} package pin to the input of the amp.

Analogously, for the hold time of Hi-to-Lo transitions, the input starts at $V_{\text{IN_HIGH_MIN}} = V_{\text{REF}} + 200 \text{ mV}$ and drops to $< 0.5 \text{ V}$ at the rate of 3 V/ns .

8.2.3.3. RECEIVER RINGBACK TOLERANCE

Refer to 8.1.2.1. for a complete description of the definitions and methodology for determining receiver ringback tolerance.

8.2.4. System-Based Calculation of Required Input and Output Timings

Below are two sample calculations. The first determines T_{CO-MAX} and T_{SU-MIN} , while the second determines $T_{HOLD-MIN}$. These equations can be used for any system by replacing the assumptions listed below, with the actual system constraints.

8.2.4.1. CALCULATING TARGET T_{FLIGHT_MAX}

T_{FLIGHT_MAX} can be calculated from the Setup Time equation given earlier in Section 8.1.3.:

$$T_{FLIGHT_MAX} = \text{Clock Period} - T_{CO-MAX} - T_{SU-MIN} - T_{CLK_SKEW-MAX} - T_{CLK_JITTER-MAX} - CLK_{ADJ} - T_{ADJ}$$

As an example, for two identical agents located on opposite ends of a network with a flight time of 3.06 ns, and the other assumptions listed below, the following calculations for T_{FLIGHT_MAX} can be done:

Assumptions:

Clock Period	15 ns	(66.6 MHz)
$T_{FLIGHT-MAX}$	1.50ns	(given flight time)
$T_{CLK_SKEW-MAX}$	0.45ns	(0.25 ns for clock driver) (0.2 ns for board skew)
$T_{CLK_JITTER-MAX}$	0.25ns	(Clock phase error)
T_{CO-MAX}	6.37ns	(Clock to output data time)
T_{SU-MIN}	5.00ns	(Required input setup time)
CLK_{ADJ}	0.78ns	(Required clock adjustment)
T_{ADJ}	0.70ns	(Required for timing “pushout” adjustment)

Calculation:

$$T_{FLIGHT-MAX} = 15 - 6.37 - 5.00 - 0.45 - 0.25 - 0.78 - 0.7$$

$$T_{FLIGHT-MAX} = 1.45\text{ns}$$

NOTE

This a numerical example, and does not necessarily apply to any particular device.

Off-end agents will have less distance to the farthest receiver, and therefore will have shorter flight times. T_{CO} values longer than the example above do not necessarily preclude high-frequency (e.g., 66.6 MHz) operation, but will result in placement constraints for the device, such as being required to be placed in the middle of the daisy-chain bus.

8.2.4.2. CALCULATING TARGET T_{HOLD}

To calculate the longest possible minimum required hold time target value, assume that T_{CO-MIN} is one fourth of T_{CO-MAX} , and use the hold time equation given earlier. Note that Clock Jitter is not a part of the equation, since data is released by the driver and must be held at the receiver relative to the same clock edge:

$$T_{HOLD} = T_{CO-MIN} + T_{FLIGHT-MIN} - T_{CLK-SKEW-MAX} - CLK_{ADJ}$$

Assumptions:

T_{CO-MIN}	1.07 ns	(Assumed ¼ of max)
$T_{CLK-SKEW-MAX}$	0.45 ns	(Driver to receiver skew)
$T_{FLIGHT-MIN}$	0.40 ns	(Min of 0.5" at 0.2 ns/inch)
CLK_{ADJ}	0.78 ns	(Required adjustment for flight time)

Calculation:

$$T_{HOLD} = 1.07 + 0.4 - 0.45 - 0.78$$

$$T_{HOLD} = 0.24$$

NOTE

This a numerical example, and does not necessarily apply to any particular device.

8.3. PACKAGE SPECIFICATION

This information is also included for designers of components for a GTL+ bus. The package that the I/O transceiver will be placed into must adhere to two critical parameters. They are package trace length, (the electrical distance from the pin to the die), and package capacitance. The specifications for package trace length and package capacitance are specified in the Pentium II I/O buffer models available from Intel's website at www.intel.com. Please see your Intel representative for more information.



9

Signal Quality Specifications



CHAPTER 9

SIGNAL QUALITY SPECIFICATIONS

Signals driven on the Pentium II processor system bus should meet signal quality specifications to ensure that the components read data properly and that incoming signals do not affect the long term reliability of the component. All wave terms described below are simulated at the contact to the processor edge fingers.

9.1. SYSTEM BUS CLOCK (BCLK) SIGNAL QUALITY SPECIFICATIONS

Table 9-1 describes the signal quality for the system bus clock (BCLK) signal. Figure 9-1 describes the signal quality waveform for the system bus clock.

Table 9-1. BCLK Signal Quality Specifications

T#	Parameter	Min	Nom	Max	Unit	Figure	Notes
V1:	BCLK V_{IL}			0.7	V	9-1	
V2:	BCLK V_{IH}	1.8			V	9-1	
V3:	V_{IN} Absolute Voltage Range	-0.5		3.3	V	9-1	Overshoot, Undershoot
V4:	Rising Edge Ringback	2.0			V	9-1	Absolute Value ⁽¹⁾
V5:	Falling Edge Ringback			0.5	V	9-1	Absolute Value ⁽¹⁾
V6:	Tline Ledge Voltage	1.0		1.7	V	9-1	At Ledge Midpoint ⁽²⁾
V7:	Tline Ledge Oscillation			0.2	V	9-1	Peak-to-Peak ⁽³⁾

NOTES:

1. The rising and falling edge ringback voltage specified is the minimum (rising) or maximum (falling) absolute voltage the BCLK signal can dip back to after passing the V_{IH} (rising) or V_{IL} (falling) voltage limits.
2. The BCLK at the processor edge fingers may have a dip or ledge midway on the rising or falling edge. The midpoint voltage level of this ledge must be within the range specified.
3. The ledge (V7) is allowed to have peak-to-peak oscillation as specified.




Figure 9-1. BCLK, TCK PICCLK Generic Clock Waveform at the Processor Edge Fingers

9.2. GTL+ SIGNAL QUALITY SPECIFICATIONS

Table 9-2 and Figures 8-3 and 8-4 describe the GTL+ signal quality specifications for the Pentium II processor.

Table 9-2. GTL+ Signal Groups Ringback Tolerance

T#	Parameter	Min	Unit	Figure	Notes
α :	Overshoot	100	mV	8-3, 8-4	1, 2
τ :	Minimum Time at High	1.5	ns	8-3, 8-4	1, 2
ρ :	Amplitude of Ringback	-250	mV	8-3, 8-4	1, 2, 3
ϕ :	Final Settling Voltage	250	mV	8-3, 8-4	1, 2
δ :	Duration of Sequential Ringback	N/A	ns	8-3, 8-4	1, 2

NOTES:

1. Specified for the edge rate of 0.3 – 0.8 V/ns. See Figure 9-2 for the generic waveform.
2. All values specified by design characterization.
3. Ringback below $V_{REF} + 250$ mV is not supported.

9.3. NON-GTL+ SIGNAL QUALITY SPECIFICATIONS

Many scenarios have been simulated to generate a set of GTL+ layout guidelines which are available in the *Pentium® II Processor GTL+ Guidelines* (Order Number 243330). There are three signal quality parameters defined: Overshoot/Undershoot, Ringback and Settling Limit. All three signal quality parameters are shown in Figure 9-2 for non-GTL+ signal groups.

9.3.1. Overshoot/Undershoot Guidelines

Overshoot (or undershoot) is the absolute value of the maximum voltage above the nominal high voltage or below V_{SS} . The overshoot/undershoot guideline limits transitions beyond V_{CC} or V_{SS} due to the fast signal edge rates. (See Figure 9-2 for non-GTL+ signals.) The processor can be damaged by repeated overshoot events on 2.5V tolerant buffers if the charge is large enough (i.e., if the overshoot is great enough). However, excessive ringback is the dominant detrimental system timing effect resulting from overshoot/undershoot (i.e., violating the overshoot/undershoot guideline will make satisfying the ringback specification difficult). *The overshoot/undershoot guideline is 0.8V* and assumes the absence of diodes on the input. These guidelines should be verified in simulations *without the on-chip ESD protection diodes present* because the diodes will begin clamping the 2.5V tolerant signals beginning at approximately 1.25V above V_{CCORE} and 0.5V below V_{SS} . If signals are not reaching the clamping voltage, this will not be an issue. A system should not rely on the diodes for overshoot/undershoot protection as this will negatively affect the life of the components and make meeting the ringback specification very difficult.




Figure 9-2. Non-GTL+ Overshoot/Undershoot and Ringback Tolerance

9.3.2. Ringback Specification

Ringback refers to the amount of reflection seen after a signal has switched. The ringback specification is *the voltage that the signal rings back to after achieving its maximum absolute value*. (See Figure 9-2 for an illustration of ringback.) Excessive ringback can cause false signal detection or extend the propagation delay. The ringback specification applies to the input pin of each receiving agent. Violations of the signal Ringback specification are not allowed under any circumstances for the non-GTL+ signals.

Ringback can be simulated with or without the input protection diodes that can be added to the input buffer model. However, signals that reach the clamping voltage should be evaluated further. See Table 9-3 for the signal ringback specifications for non-GTL+ signals.

Table 9-3. Signal Ringback Specifications for Non-GTL+ Signals

Input Signal Group	Transition	Maximum Ringback (with Input Diodes Present)	Figure
Non-GTL+ Signals	0 → 1	2.0 V	9-2
Non-GTL+ Signals	1 → 0	0.7 V	9-2

9.3.3. Settling Limit Guideline

Settling limit defines the maximum amount of ringing at the receiving pin that a signal must reach before its next transition. The amount allowed is 10 percent of the total signal swing ($V_{HI} - V_{LO}$) above and below its final value. A signal should be within the settling limits of its final value, when either in its high state or low state, before it transitions again.

Signals that are not within their settling limit before transitioning are at risk of unwanted oscillations which could jeopardize signal integrity. Simulations to verify settling limit may be done either with or without the input protection diodes present. Violation of the settling limit guideline is acceptable if simulations of 5 to 10 successive transitions do not show the amplitude of the ringing increasing in the subsequent transitions.



10

Thermal Specifications and Design Considerations



CHAPTER 10

THERMAL SPECIFICATIONS AND DESIGN CONSIDERATIONS

The Pentium II processor has a thermal plate for heatsink attachment. The thermal plate interface is intended to provide for multiple types of thermal solutions. This chapter will provide the necessary data for a thermal solution to be developed. See Figure 10-1 for thermal plate location.




Figure 10-1. Processor S.E.C. Cartridge Thermal Plate

10.1. THERMAL SPECIFICATIONS

Table 10-1 provides the thermal design power dissipation for the Pentium II processor. While the processor core dissipates the majority of the thermal power, the thermal power dissipated by the L2 cache also impacts the thermal plate power specification and the overall processor power specification. Systems should design for the highest possible thermal power, even if a processor with a lower thermal dissipation is planned. The thermal plate is the attach location for all thermal solutions. The maximum and minimum allowed thermal plate temperature is specified in Table 10-1. A thermal solution should be designed to ensure the temperature of the thermal plate never exceeds these specifications.

Table 10-1. Pentium® II Processor Thermal Design Specifications (1)

Processor Core Frequency (MHz)	L2 Cache Size (kB)	Max Processor Power (2) (W)	Max Thermal Plate Power (3) (W)	Min T _{PLATE} (°C)	Max T _{PLATE} (°C)	Min T _{COVER} (°C)	Min T _{COVER} (°C)
300	512	43.0	41.4	5	72	5	72
266	512	38.2	37.0	5	75	5	75
233	512	34.8	33.6	5	75	5	75

NOTES:

1. These values are specified at nominal V_{CCORE} for the processor core and nominal V_{CC L2} (3.3V) for the L2 cache.
2. Processor power is 100% of processor core and 100% L2 cache power.
3. Thermal plate power is 100% of the processor core power and a percentage of the L2 cache power.

The processor power is a result of heat dissipated through the thermal plate and other paths. The heat dissipation is a combination of heat from both the processor core and L2 cache. The overall system thermal design must comprehend the processor power. The combination of the processor core and the L2 cache dissipating heat through the thermal plate is the thermal plate power. The heatsink should be designed to dissipate the thermal plate power. See Table 10-1 for Pentium II processor thermal design specifications.

10.2. PENTIUM® II PROCESSOR THERMAL ANALYSIS

10.2.1. Thermal Solution Performance

All processor thermal solutions should attach to the thermal plate.

The thermal solution must adequately control the thermal plate and cover temperatures below the maximum and above the minimum specified in Table 10-1. The performance of any thermal solution is defined as the thermal resistance between the thermal plate and the ambient air around the processor ($\Theta_{\text{thermal plate to ambient}}$). The lower the thermal resistance between the thermal plate and the ambient air, the more efficient the thermal solution is. The required $\Theta_{\text{thermal plate to ambient}}$ is dependent upon the maximum allowed thermal plate temperature (T_{PLATE}), the ambient temperature (T_{LA}) and the thermal plate power (P_{PLATE}).

$$\Theta_{\text{thermal plate to ambient}} = (T_{\text{PLATE}} - T_{\text{LA}}) / P_{\text{PLATE}}$$

The maximum T_{PLATE} and the thermal plate power are listed in Table 10-1. T_{LA} is a function of the system design. Table 10-2 provides the resultant thermal solution performance for a 266 MHz Pentium II processor at different ambient air temperatures around the processor.

Table 10-2. Example Thermal Solution Performance for 266 MHz Pentium® II Processor at Thermal Plate Power of 37.0 Watts

Thermal Solution Performance	Local Ambient Temperature (T _{LA})		
	35°C	40°C	45°C
Θ _{thermal plate to ambient} (°C/watt)	1.08	0.95	0.81

The Θ_{thermal plate to ambient} value is made up of two primary components: the thermal resistance between the thermal plate and heatsink (Θ_{thermal plate to heatsink}) and the thermal resistance between the heatsink and the ambient air around the processor (Θ_{heatsink to air}). A critical but controllable factor to decrease the value of Θ_{thermal plate to heatsink} is management of the thermal interface between the thermal plate and heatsink. The other controllable factor (Θ_{heatsink to air}) is determined by the design of the heatsink and airflow around the heatsink. Heatsink design constraints are also provided in AP-586, *Pentium® II Processor Thermal Design Guidelines* (Order Number 243333) and thermal interfaces are addressed in AP-586, *Pentium® II Processor Thermal Design Guidelines* (Order Number 243333).

10.2.2. Measurements for Thermal Specifications

10.2.2.1. THERMAL PLATE TEMPERATURE MEASUREMENT

To ensure functional and reliable Pentium II processor operation, the thermal plate temperature (T_{PLATE}) must be maintained at or below the maximum T_{PLATE} temperature and at or above the minimum T_{PLATE} temperature specified in Table 10-1. Figure 10-2 shows the location for T_{PLATE} measurement.

Special care is required when measuring T_{PLATE} to ensure an accurate temperature measurement. Thermocouples are used to measure T_{PLATE}. Before taking any temperature measurements, the thermocouples must be calibrated. When measuring the temperature of a surface, errors can be introduced in the measurement if not handled properly. The measurement errors can be due to a poor thermal contact between the thermocouple junction and the surface of the thermal plate, conduction through thermocouple leads, heat loss by radiation and convection, or by contact between the thermocouple cement and the heatsink base. To minimize these errors, the following approach is recommended:

- Use 36 gauge or finer diameter K, T, or J type thermocouples. Intel’s laboratory testing was done using a thermocouple made by Omega* (part number: 5TC-TTK-36-36).
- Attach the thermocouple bead or junction to the top surface of the thermal plate at the location specified in Figure 10-2 using high thermal conductivity cements.
- The thermocouple should be attached at a 0° angle if no heatsink is attached to the thermal plate. If a heatsink is attached to the thermal plate but the heatsink does not

cover the location specified for T_{PLATE} measurement, the thermocouple should be attached at a 0° angle (refer to Figure 10-3).




Figure 10-2. Processor Thermal Plate Temperature Measurement Location




Figure 10-3. Technique for Measuring T_{PLATE} with 0° Angle Attachment




Figure 10-4. Technique for Measuring T_{PLATE} with 90° Angle Attachment

- The thermocouple should be attached at a 90° angle if a heatsink is attached to the thermal plate and the heatsink covers the location specified for T_{PLATE} measurement (refer to Figure 10-4).
- The hole size through the heatsink base to route the thermocouple wires out should be smaller than 0.150" in diameter.
- Make sure there is no contact between the thermocouple cement and heatsink base. This contact will affect the thermocouple reading.

10.2.2.2. COVER TEMPERATURE MEASUREMENT

The maximum and minimum S.E.C. cartridge cover temperature (T_{COVER}) for the Pentium II processor is specified in Table 10-1. This temperature specification is meant to ensure correct and reliable operation of the processor. Figure 10-5 illustrates the hottest points on the S.E.C. cartridge cover. T_{COVER} thermal measurements for the Pentium II processor should be made at these points.




Figure 10-5. Guideline Locations for Cover Temperature (T_{COVER}) Thermocouple Placement

10.3. THERMAL SOLUTION ATTACH METHODS

The design of the thermal plate is intended to support two different attach methods — heatsink clips and Rivscrews*. Figure 11-4 and Figure 11-6 show the thermal plate and the locations of the attach features. Figure 10-6 shows the mechanical design space for all heatsink attach solutions. Only one attach method should be used for any thermal solution.




Figure 10-6. Heatsink Attachment Mechanism Design Space

10.3.1. Heatsink Clip Attach

Figure 10-7 and Figure 10-8 illustrate example clip designs to support a low profile and a full height heatsink, respectively. The clips attach the heatsink by engaging with the underside of the thermal plate. The clearance of the thermal plate to the internal processor substrate is a minimum 0.125" (illustrated in Figure 10-7, Figure 10-8 and Figure 10-6). The clips should be designed such that they will engage within this space, and also not damage the substrate upon insertion or removal. Finally, the clips should be able to retain the heatsink onto the thermal plate through a system level mechanical shock and vibration test. The clips should also apply a high enough force to spread the interface material for the spot size selected.




Figure 10-7. Processor with an Example Low Profile Heatsink Attached using Spring Clips




Figure 10-8. Processor with an Example Full Height Heatsink Attached using Spring Clips

10.3.2. Rivscrew* Attach

The Rivscrew attach mechanism uses a specialized rivet that is inserted through a hole in the heatsink into the thermal plate. Upon insertion, a threaded fastener is formed that can be removed if necessary. For Rivscrew attachment, the maximum depth between the thermal plate and the bottom of the rivscrew mandrel is 0.125". For use of the Advel Rivscrew (part number 1712-3510), the heatsink base thickness must be 0.140 ± 0.010 ". See Figure 10-9, Figure 10-10 and Figure 10-11 for details of heatsink requirements for use with Rivscrews.

For other heatsink base thicknesses, contact your vendor for other Rivscrew parts that would be required.




Figure 10-9. Heatsink Recommendations and Guidelines for Use with Rivscrews*




Figure 10-10. Heatsink, Rivscrew* and Thermal Plate Recommendations and Guidelines




Figure 10-11. General Rivscrew* Heatsink Mechanical Recommendations



11

**S.E.C. Cartridge
Mechanical
Specifications**



CHAPTER 11

S.E.C. CARTRIDGE MECHANICAL SPECIFICATIONS

The Pentium II processor uses S.E.C. cartridge technology. The S.E.C. cartridge contains the processor core, L2 cache and other passive components. The S.E.C. cartridge connects to the motherboard through an edge connector. Mechanical specifications for the processor are given in this section. See Section 1.2.1. for a complete terminology listing.

Figure 11-1 shows the thermal plate side view and the cover side view of the processor. Figure 11-2 and Figure 11-3 show the S.E.C. Cartridge Top, Side, and Bottom Views. Figure 11-4 through Figure 11-8 provide details of the Pentium II processor's thermal plate and latch arms. Figure 11-9 through Figure 11-12 provide details of the Pentium II processor's substrate and markings. The processor edge connector defined in this document is referred to as the "Slot 1 connector."

Table 11-3 and Table 11-4 provide the processor edge finger and Slot 1 connector signal definitions for the Pentium II processor. The signal locations on the Slot 1 edge connector are to be used for signal routing, simulation and component placement on the motherboard.

11.1. S.E.C. CARTRIDGE MATERIALS INFORMATION

The S.E.C. cartridge is comprised of multiple pieces to make the complete assembly. This section provides information relevant to the use and acceptance of the package. The complete S.E.C. cartridge assembly weighs approximately 150 grams. See Table 11-1 for further piece information.

Table 11-1. S.E.C. Cartridge Materials

S.E.C. Cartridge Piece	Piece Material	Maximum Piece Weight (Grams)
Thermal Plate	Aluminum 6063-T6	67.0
Latch Arms	GE Lexan 940, 30% glass filled	Less than 2.0 per latch arm
Cover	GE Lexan 940	24.0
Skirt	GE Lexan 940	6.5

NOTES FOR FIGURE 11-1 THROUGH FIGURE 11-12

Unless otherwise specified, the following drawings are dimensioned in inches.

All dimensions provided with tolerances are guaranteed to be met for all normal production product.

Figures and drawings labeled as “Reference Dimensions” are provided for informational purposes only. Reference Dimensions are extracted from the mechanical design database and are nominal dimensions with no tolerance information applied. Reference Dimensions are NOT checked as part of the processor manufacturing.

Drawings are not to scale.





Figure 11-1. S.E.C. Cartridge—Thermal Plate and Cover Side Views



001055a




Figure 11-3. S.E.C. Cartridge Bottom Side View




Figure 11-4. S.E.C. Cartridge Thermal Plate Side Dimensions




Figure 11-5. S.E.C. Cartridge Thermal Plate Flatness Dimensions




Figure 11-6. S.E.C. Cartridge Thermal Plate Attachment Detail Dimensions




Figure 11-7. S.E.C. Cartridge Latch Arm, Thermal Plate Lug and Cover Lug Dimensions




Figure 11-8. S.E.C. Cartridge Latch Arm, Cover and Thermal Plate Detail Dimensions




Figure 11-9. S.E.C. Cartridge Substrate Dimensions (Skirt not shown for clarity)




Figure 11-10. S.E.C. Cartridge Substrate Dimensions, Cover Side View





Figure 11-11. S.E.C. Cartridge Substrate—Detail A



000978a

Figure 11-12. S.E.C. Cartridge Mark Locations (Processor Markings)

Table 11-2. Description Table for Processor Markings

Code Letter	Description
A	Logo
B	Product Name
C	Trademark
D	Logo
E	Product Name
F	Dynamic Mark Area— With 2-D Matrix

11.2. PROCESSOR EDGE FINGER SIGNAL LISTING

Table 11-3 is the processor substrate edge finger listing in order by pin number.

Table 11-3. Signal Listing in Order by Pin Number

Pin No.	Pin Name	Signal Buffer Type	Pin No.	Pin Name	Signal Buffer Type
A1	VCC_VTT	GTL+ V _{TT} Supply	B1	EMI	EMI Management
A2	GND	V _{SS}	B2	FLUSH#	CMOS Input
A3	VCC_VTT	GTL+ V _{TT} Supply	B3	SMI#	CMOS Input
A4	IERR#	CMOS Output	B4	INIT#	CMOS Input
A5	A20M#	CMOS Input	B5	VCC_VTT	GTL+ V _{TT} Supply
A6	GND	V _{SS}	B6	STPCLK#	CMOS Input
A7	FERR#	CMOS Output	B7	TCK	JTAG Input
A8	IGNNE#	CMOS Input	B8	SLP#	CMOS Input
A9	TDI	JTAG Input	B9	VCC_VTT	GTL+ V _{TT} Supply
A10	GND	V _{SS}	B10	TMS	JTAG Input
A11	TDO	JTAG Output	B11	TRST#	JTAG Input
A12	PWRGOOD	CMOS Input	B12	Reserved	Reserved for Future Use
A13	TESTHI	CMOS Test Input	B13	VCC_CORE	Processor Core V _{CC}
A14	GND	V _{SS}	B14	Reserved	Reserved for Future Use
A15	THERMTRIP#	CMOS Output	B15	Reserved	Reserved for Future Use
A16	Reserved	Reserved for Future Use	B16	LINT[1]/NMI	CMOS Input
A17	LINT[0]/INTR	CMOS Input	B17	VCC_CORE	Processor Core V _{CC}
A18	GND	V _{SS}	B18	PICCLK	APIC Clock Input
A19	PICD[0]	CMOS I/O	B19	BP#[2]	GTL+ I/O
A20	PREQ#	CMOS Input	B20	Reserved	Reserved for Future Use
A21	BP#[3]	GTL+ I/O	B21	BSEL#	GND
A22	GND	V _{SS}	B22	PICD[1]	CMOS I/O
A23	BPM#[0]	GTL+ I/O	B23	PRDY#	GTL+ Output
A24	BINIT#	GTL+ I/O	B24	BPM#[1]	GTL+ I/O
A25	DEP#[0]	GTL+ I/O	B25	VCC_CORE	Processor Core V _{CC}

Table 11-3. Signal Listing in Order by Pin Number (Cont'd)

Pin No.	Pin Name	Signal Buffer Type	Pin No.	Pin Name	Signal Buffer Type
A26	GND	V _{SS}	B26	DEP#[2]	GTL+ I/O
A27	DEP#[1]	GTL+ I/O	B27	DEP#[4]	GTL+ I/O
A28	DEP#[3]	GTL+ I/O	B28	DEP#[7]	GTL+ I/O
A29	DEP#[5]	GTL+ I/O	B29	VCC_CORE	Processor Core V _{CC}
A30	GND	V _{SS}	B30	D#[62]	GTL+ I/O
A31	DEP#[6]	GTL+ I/O	B31	D#[58]	GTL+ I/O
A32	D#[61]	GTL+ I/O	B32	D#[63]	GTL+ I/O
A33	D#[55]	GTL+ I/O	B33	VCC_CORE	Processor Core V _{CC}
A34	GND	V _{SS}	B34	D#[56]	GTL+ I/O
A35	D#[60]	GTL+ I/O	B35	D#[50]	GTL+ I/O
A36	D#[53]	GTL+ I/O	B36	D#[54]	GTL+ I/O
A37	D#[57]	GTL+ I/O	B37	VCC_CORE	Processor Core V _{CC}
A38	GND	V _{SS}	B38	D#[59]	GTL+ I/O
A39	D#[46]	GTL+ I/O	B39	D#[48]	GTL+ I/O
A40	D#[49]	GTL+ I/O	B40	D#[52]	GTL+ I/O
A41	D#[51]	GTL+ I/O	B41	EMI	EMI Management
A42	GND	V _{SS}	B42	D#[41]	GTL+ I/O
A43	D#[42]	GTL+ I/O	B43	D#[47]	GTL+ I/O
A44	D#[45]	GTL+ I/O	B44	D#[44]	GTL+ I/O
A45	D#[39]	GTL+ I/O	B45	VCC_CORE	Processor Core V _{CC}
A46	GND	V _{SS}	B46	D#[36]	GTL+ I/O
A47	Reserved	Reserved for Future Use	B47	D#[40]	GTL+ I/O
A48	D#[43]	GTL+ I/O	B48	D#[34]	GTL+ I/O
A49	D#[37]	GTL+ I/O	B49	VCC_CORE	Processor Core V _{CC}
A50	GND	V _{SS}	B50	D#[38]	GTL+ I/O
A51	D#[33]	GTL+ I/O	B51	D#[32]	GTL+ I/O
A52	D#[35]	GTL+ I/O	B52	D#[28]	GTL+ I/O

Table 11-3. Signal Listing in Order by Pin Number (Cont'd)

Pin No.	Pin Name	Signal Buffer Type	Pin No.	Pin Name	Signal Buffer Type
A53	D#[31]	GTL+ I/O	B53	VCC_CORE	Processor Core V _{CC}
A54	GND	V _{SS}	B54	D#[29]	GTL+ I/O
A55	D#[30]	GTL+ I/O	B55	D#[26]	GTL+ I/O
A56	D#[27]	GTL+ I/O	B56	D#[25]	GTL+ I/O
A57	D#[24]	GTL+ I/O	B57	VCC_CORE	Processor Core V _{CC}
A58	GND	V _{SS}	B58	D#[22]	GTL+ I/O
A59	D#[23]	GTL+ I/O	B59	D#[19]	GTL+ I/O
A60	D#[21]	GTL+ I/O	B60	D#[18]	GTL+ I/O
A61	D#[16]	GTL+ I/O	B61	EMI	EMI Management
A62	GND	V _{SS}	B62	D#[20]	GTL+ I/O
A63	D#[13]	GTL+ I/O	B63	D#[17]	GTL+ I/O
A64	D#[11]	GTL+ I/O	B64	D#[15]	GTL+ I/O
A65	D#[10]	GTL+ I/O	B65	VCC_CORE	Processor Core V _{CC}
A66	GND	V _{SS}	B66	D#[12]	GTL+ I/O
A67	D#[14]	GTL+ I/O	B67	D#[7]	GTL+ I/O
A68	D#[9]	GTL+ I/O	B68	D#[6]	GTL+ I/O
A69	D#[8]	GTL+ I/O	B69	VCC_CORE	Processor Core V _{CC}
A70	GND	V _{SS}	B70	D#[4]	GTL+ I/O
A71	D#[5]	GTL+ I/O	B71	D#[2]	GTL+ I/O
A72	D#[3]	GTL+ I/O	B72	D#[0]	GTL+ I/O
A73	D#[1]	GTL+ I/O	B73	VCC_CORE	Processor Core V _{CC}
A74	GND	V _{SS}	B74	RESET#	GTL+ Input
A75	BCLK	Processor Clock Input	B75	BR1#	GTL+ Input
A76	BR0#	GTL+ I/O	B76	FRCERR	GTL+ I/O
A77	BERR#	GTL+ I/O	B77	VCC_CORE	Processor Core V _{CC}
A78	GND	V _{SS}	B78	A#[35]	GTL+ I/O
A79	A#[33]	GTL+ I/O	B79	A#[32]	GTL+ I/O

Table 11-3. Signal Listing in Order by Pin Number (Cont'd)

Pin No.	Pin Name	Signal Buffer Type	Pin No.	Pin Name	Signal Buffer Type
A80	A#[34]	GTL+ I/O	B80	A#[29]	GTL+ I/O
A81	A#[30]	GTL+ I/O	B81	EMI	EMI Management
A82	GND	V _{SS}	B82	A#[26]	GTL+ I/O
A83	A#[31]	GTL+ I/O	B83	A#[24]	GTL+ I/O
A84	A#[27]	GTL+ I/O	B84	A#[28]	GTL+ I/O
A85	A#[22]	GTL+ I/O	B85	VCC_CORE	Processor Core V _{CC}
A86	GND	V _{SS}	B86	A#[20]	GTL+ I/O
A87	A#[23]	GTL+ I/O	B87	A#[21]	GTL+ I/O
A88	Reserved	Reserved for Future Use	B88	A#[25]	GTL+ I/O
A89	A#[19]	GTL+ I/O	B89	VCC_CORE	Processor Core V _{CC}
A90	GND	V _{SS}	B90	A#[15]	GTL+ I/O
A91	A#[18]	GTL+ I/O	B91	A#[17]	GTL+ I/O
A92	A#[16]	GTL+ I/O	B92	A#[11]	GTL+ I/O
A93	A#[13]	GTL+ I/O	B93	VCC_CORE	Processor Core V _{CC}
A94	GND	V _{SS}	B94	A#[12]	GTL+ I/O
A95	A#[14]	GTL+ I/O	B95	A#[8]	GTL+ I/O
A96	A#[10]	GTL+ I/O	B96	A#[7]	GTL+ I/O
A97	A#[5]	GTL+ I/O	B97	VCC_CORE	Processor Core V _{CC}
A98	GND	V _{SS}	B98	A#[3]	GTL+ I/O
A99	A#[9]	GTL+ I/O	B99	A#[6]	GTL+ I/O
A100	A#[4]	GTL+ I/O	B100	EMI	EMI Management
A101	BNR#	GTL+ I/O	B101	SLOT0CC#	GND
A102	GND	V _{SS}	B102	REQ#[0]	GTL+ I/O
A103	BPRI#	GTL+ Input	B103	REQ#[1]	GTL+ I/O
A104	TRDY#	GTL+ Input	B104	REQ#[4]	GTL+ I/O
A105	DEFER#	GTL+ Input	B105	VCC_CORE	Processor Core V _{CC}
A106	GND	V _{SS}	B106	LOCK#	GTL+ I/O

Table 11-3. Signal Listing in Order by Pin Number (Cont'd)

Pin No.	Pin Name	Signal Buffer Type	Pin No.	Pin Name	Signal Buffer Type
A107	REQ#[2]	GTL+ I/O	B107	DRDY#	GTL+ I/O
A108	REQ#[3]	GTL+ I/O	B108	RS#[0]	GTL+ Input
A109	HITM#	GTL+ I/O	B109	VCC5	Other V _{CC}
A110	GND	V _{SS}	B110	HIT#	GTL+ I/O
A111	DBSY#	GTL+ I/O	B111	RS#[2]	GTL+ Input
A112	RS#[1]	GTL+ Input	B112	Reserved	Reserved for Future Use
A113	Reserved	Reserved for Future Use	B113	VCC_L2	Other V _{CC}
A114	GND	V _{SS}	B114	RP#	GTL+ I/O
A115	ADS#	GTL+ I/O	B115	RSP#	GTL+ Input
A116	Reserved	Reserved for Future Use	B116	AP#[1]	GTL+ I/O
A117	AP#[0]	GTL+ I/O	B117	VCC_L2	Other V _{CC}
A118	GND	V _{SS}	B118	AERR#	GTL+ I/O
A119	VID[2]	V _{CC} CORE or V _{SS}	B119	VID[3]	V _{CC} CORE or V _{SS}
A120	VID[1]	V _{CC} CORE or V _{SS}	B120	VID[0]	V _{CC} CORE or V _{SS}
A121	VID[4]	V _{CC} CORE or V _{SS}	B121	VCC_L2	Other V _{CC}

Table 11-4 is the processor substrate edge connector listing in order by signal name.

Table 11-4. Signal Listing in Order by Signal Name

Pin No.	Pin Name	Signal Buffer Type	Pin No.	Pin Name	Signal Buffer Type
B98	A#[3]	GTL+ I/O	B80	A#[29]	GTL+ I/O
A100	A#[4]	GTL+ I/O	A81	A#[30]	GTL+ I/O
A97	A#[5]	GTL+ I/O	A83	A#[31]	GTL+ I/O
B99	A#[6]	GTL+ I/O	B79	A#[32]	GTL+ I/O
B96	A#[7]	GTL+ I/O	A79	A#[33]	GTL+ I/O
B95	A#[8]	GTL+ I/O	A80	A#[34]	GTL+ I/O
A99	A#[9]	GTL+ I/O	B78	A#[35]	GTL+ I/O
A96	A#[10]	GTL+ I/O	A5	A20M#	CMOS Input
B92	A#[11]	GTL+ I/O	A115	ADS#	GTL+ I/O
B94	A#[12]	GTL+ I/O	B118	AERR#	GTL+ I/O
A93	A#[13]	GTL+ I/O	A117	AP#[0]	GTL+ I/O
A95	A#[14]	GTL+ I/O	B116	AP#[1]	GTL+ I/O
B90	A#[15]	GTL+ I/O	A75	BCLK	Processor Clock Input
A92	A#[16]	GTL+ I/O	A77	BERR#	GTL+ I/O
B91	A#[17]	GTL+ I/O	A24	BINIT#	GTL+ I/O
A91	A#[18]	GTL+ I/O	A101	BNR#	GTL+ I/O
A89	A#[19]	GTL+ I/O	B19	BP#[2]	GTL+ I/O
B86	A#[20]	GTL+ I/O	A21	BP#[3]	GTL+ I/O
B87	A#[21]	GTL+ I/O	A23	BPM#[0]	GTL+ I/O
A85	A#[22]	GTL+ I/O	B24	BPM#[1]	GTL+ I/O
A87	A#[23]	GTL+ I/O	A103	BPRI#	GTL+ Input
B83	A#[24]	GTL+ I/O	A76	BR0#	GTL+ I/O
B88	A#[25]	GTL+ I/O	B75	BR1#	GTL+ Input
B82	A#[26]	GTL+ I/O	B21	BSEL#	GND
A84	A#[27]	GTL+ I/O	B72	D#[0]	GTL+ I/O
B84	A#[28]	GTL+ I/O	A73	D#[1]	GTL+ I/O

Table 11-4. Signal Listing in Order by Signal Name (Cont'd)

Pin No.	Pin Name	Signal Buffer Type	Pin No.	Pin Name	Signal Buffer Type
B71	D#[2]	GTL+ I/O	B54	D#[29]	GTL+ I/O
A72	D#[3]	GTL+ I/O	A55	D#[30]	GTL+ I/O
B70	D#[4]	GTL+ I/O	A53	D#[31]	GTL+ I/O
A71	D#[5]	GTL+ I/O	B51	D#[32]	GTL+ I/O
B68	D#[6]	GTL+ I/O	A51	D#[33]	GTL+ I/O
B67	D#[7]	GTL+ I/O	B48	D#[34]	GTL+ I/O
A69	D#[8]	GTL+ I/O	A52	D#[35]	GTL+ I/O
A68	D#[9]	GTL+ I/O	B46	D#[36]	GTL+ I/O
A65	D#[10]	GTL+ I/O	A49	D#[37]	GTL+ I/O
A64	D#[11]	GTL+ I/O	B50	D#[38]	GTL+ I/O
B66	D#[12]	GTL+ I/O	A045	D#[39]	GTL+ I/O
A63	D#[13]	GTL+ I/O	B47	D#[40]	GTL+ I/O
A67	D#[14]	GTL+ I/O	B42	D#[41]	GTL+ I/O
B64	D#[15]	GTL+ I/O	A043	D#[42]	GTL+ I/O
A61	D#[16]	GTL+ I/O	A48	D#[43]	GTL+ I/O
B63	D#[17]	GTL+ I/O	B44	D#[44]	GTL+ I/O
B60	D#[18]	GTL+ I/O	A044	D#[45]	GTL+ I/O
B59	D#[19]	GTL+ I/O	A039	D#[46]	GTL+ I/O
B62	D#[20]	GTL+ I/O	B43	D#[47]	GTL+ I/O
A60	D#[21]	GTL+ I/O	B39	D#[48]	GTL+ I/O
B58	D#[22]	GTL+ I/O	A040	D#[49]	GTL+ I/O
A59	D#[23]	GTL+ I/O	B35	D#[50]	GTL+ I/O
A57	D#[24]	GTL+ I/O	A041	D#[51]	GTL+ I/O
B56	D#[25]	GTL+ I/O	B40	D#[52]	GTL+ I/O
B55	D#[26]	GTL+ I/O	A36	D#[53]	GTL+ I/O
A56	D#[27]	GTL+ I/O	B36	D#[54]	GTL+ I/O
B52	D#[28]	GTL+ I/O	A33	D#[55]	GTL+ I/O

Table 11-4. Signal Listing in Order by Signal Name (Cont'd)

Pin No.	Pin Name	Signal Buffer Type	Pin No.	Pin Name	Signal Buffer Type
B34	D#[56]	GTL+ I/O	A2	GND	V _{SS}
A37	D#[57]	GTL+ I/O	A6	GND	V _{SS}
B31	D#[58]	GTL+ I/O	A10	GND	V _{SS}
B38	D#[59]	GTL+ I/O	A14	GND	V _{SS}
A35	D#[60]	GTL+ I/O	A18	GND	V _{SS}
A32	D#[61]	GTL+ I/O	A22	GND	V _{SS}
B30	D#[62]	GTL+ I/O	A26	GND	V _{SS}
B32	D#[63]	GTL+ I/O	A30	GND	V _{SS}
A111	DBSY#	GTL+ I/O	A34	GND	V _{SS}
A105	DEFER#	GTL+ Input	A38	GND	V _{SS}
A25	DEP#[0]	GTL+ I/O	A042	GND	V _{SS}
A27	DEP#[1]	GTL+ I/O	A46	GND	V _{SS}
B26	DEP#[2]	GTL+ I/O	A50	GND	V _{SS}
A28	DEP#[3]	GTL+ I/O	A54	GND	V _{SS}
B27	DEP#[4]	GTL+ I/O	A58	GND	V _{SS}
A29	DEP#[5]	GTL+ I/O	A62	GND	V _{SS}
A31	DEP#[6]	GTL+ I/O	A66	GND	V _{SS}
B28	DEP#[7]	GTL+ I/O	A70	GND	V _{SS}
B107	DRDY#	GTL+ I/O	A74	GND	V _{SS}
B1	EMI	EMI Management	A78	GND	V _{SS}
B41	EMI	EMI Management	A82	GND	V _{SS}
B61	EMI	EMI Management	A86	GND	V _{SS}
B81	EMI	EMI Management	A90	GND	V _{SS}
B100	EMI	EMI Management	A94	GND	V _{SS}
A7	FERR#	CMOS Output	A98	GND	V _{SS}
B2	FLUSH#	CMOS Input	A102	GND	V _{SS}
B76	FRCERR	GTL+ I/O	A106	GND	V _{SS}

Table 11-4. Signal Listing in Order by Signal Name (Cont'd)

Pin No.	Pin Name	Signal Buffer Type	Pin No.	Pin Name	Signal Buffer Type
A110	GND	V _{SS}	B12	Reserved	Reserved for Future Use
A114	GND	V _{SS}	B14	Reserved	Reserved for Future Use
A118	GND	V _{SS}	B15	Reserved	Reserved for Future Use
B110	HIT#	GTL+ I/O	B20	Reserved	Reserved for Future Use
A109	HITM#	GTL+ I/O	B112	Reserved	Reserved for Future Use
A4	IERR#	CMOS Output	B74	RESET#	GTL+ Input
A8	IGNNE#	CMOS Input	B114	RP#	GTL+ I/O
B4	INIT#	CMOS Input	B108	RS#[0]	GTL+ Input
A17	LINT[0]/INTR	CMOS Input	A112	RS#[1]	GTL+ Input
B16	LINT[1]/NMI	CMOS Input	B111	RS#[2]	GTL+ Input
B106	LOCK#	GTL+ I/O	B115	RSP#	GTL+ Input
B18	PICCLK	APIC Clock Input	B101	SLOT0CC#	GND
A19	PICD[0]	CMOS I/O	B8	SLP#	CMOS Input
B22	PICD[1]	CMOS I/O	B3	SMI#	CMOS Input
B23	PRDY#	GTL+ Output	B6	STPCLK#	CMOS Input
A20	PREQ#	CMOS Input	B7	TCK	JTAG Input
A12	PWRGOOD	CMOS Input	A9	TDI	JTAG Input
B102	REQ#[0]	GTL+ I/O	A11	TDO	JTAG Output
B103	REQ#[1]	GTL+ I/O	A13	TESTHI	CMOS Test Input
A107	REQ#[2]	GTL+ I/O	A15	THERMTRIP#	CMOS Output
A108	REQ#[3]	GTL+ I/O	B10	TMS	JTAG Input
B104	REQ#[4]	GTL+ I/O	A104	TRDY#	GTL+ Input
A16	Reserved	Reserved for Future Use	B11	TRST#	JTAG Input
A47	Reserved	Reserved for Future Use	B13	VCC_CORE	Processor Core V _{CC}
A88	Reserved	Reserved for Future Use	B17	VCC_CORE	Processor Core V _{CC}
A113	Reserved	Reserved for Future Use	B25	VCC_CORE	Processor Core V _{CC}
A116	Reserved	Reserved for Future Use	B29	VCC_CORE	Processor Core V _{CC}

Table 11-4. Signal Listing in Order by Signal Name (Cont'd)

Pin No.	Pin Name	Signal Buffer Type	Pin No.	Pin Name	Signal Buffer Type
B33	VCC_CORE	Processor Core V _{CC}	B105	VCC_CORE	Processor Core V _{CC}
B37	VCC_CORE	Processor Core V _{CC}	B113	VCC_L2	Other V _{CC}
B45	VCC_CORE	Processor Core V _{CC}	B117	VCC_L2	Other V _{CC}
B49	VCC_CORE	Processor Core V _{CC}	B121	VCC_L2	Other V _{CC}
B53	VCC_CORE	Processor Core V _{CC}	A1	VCC_VTT	GTL+ V _{TT} Supply
B57	VCC_CORE	Processor Core V _{CC}	A3	VCC_VTT	GTL+ V _{TT} Supply
B65	VCC_CORE	Processor Core V _{CC}	B5	VCC_VTT	GTL+ V _{TT} Supply
B69	VCC_CORE	Processor Core V _{CC}	B9	VCC_VTT	GTL+ V _{TT} Supply
B73	VCC_CORE	Processor Core V _{CC}	B109	VCC5	Other V _{CC}
B77	VCC_CORE	Processor Core V _{CC}	B120	VID[0]	V _{CC} CORE or V _{SS}
B85	VCC_CORE	Processor Core V _{CC}	A120	VID[1]	V _{CC} CORE or V _{SS}
B89	VCC_CORE	Processor Core V _{CC}	A119	VID[2]	V _{CC} CORE or V _{SS}
B93	VCC_CORE	Processor Core V _{CC}	B119	VID[3]	V _{CC} CORE or V _{SS}
B97	VCC_CORE	Processor Core V _{CC}	A121	VID[4]	V _{CC} CORE or V _{SS}



12

Boxed Processor Specifications



CHAPTER 12

BOXED PROCESSOR SPECIFICATIONS

12.1. INTRODUCTION

The Pentium II processor is also offered as an Intel Boxed processor. Intel Boxed processors are intended for system integrators who build systems from motherboards and standard components. The Boxed Pentium II processor will be supplied with an attached fan/heatsink. This chapter documents motherboard and system requirements for the fan/heatsink that will be supplied with the Boxed Pentium II processor. This chapter is particularly important for OEMs that manufacture motherboards for system integrators. Unless otherwise noted, all figures in this chapter are dimensioned in inches. Figure 12-1 shows a mechanical representation of the Boxed Pentium II processor in a retention mechanism.

NOTE

The airflow of the fan/heatsink is into the center and out of the sides of the fan/heatsink. The large arrows in Figure 12-1 denote the direction of airflow.




Figure 12-1. Conceptual Boxed Pentium® II Processor in Retention Mechanism

12.2. MECHANICAL SPECIFICATIONS

This section documents the mechanical specifications of the Boxed Pentium II processor fan/heatsink.

12.2.1. Boxed Processor Fan/Heatsink Dimensions

The Boxed processor ships with an attached fan/heatsink. Clearance is required around the fan/heatsink to ensure unimpeded airflow for proper cooling. The space requirements and dimensions for the Boxed processor with integrated fan/heatsink are shown in Figure 12-2 (Side View), Figure 12-3 (Front View), and Figure 12-4 (Top View). All dimensions are in inches.




Figure 12-2. Side View Space Requirements for the Boxed Processor (Fan/heatsink supports not shown)




Figure 12-3. Front View Space Requirements for the Boxed Processor




Figure 12-4. Top View Space Requirements for the Boxed Processor

Table 12-1. Boxed Processor Fan/Heatsink Spatial Dimensions

Fig. Ref. Label	Dimensions (Inches)	Min	Typ	Max
A	Fan/Heatsink Depth (off processor thermal plate)			1.291
B	Fan/Heatsink Height (above motherboard)		0.485	
C	Fan/Heatsink Height (see front view)			2.19
D	Fan/Heatsink Width (see front view)			4.90
E	Airflow keepout zones from end of fan/heatsink	0.40		
F	Airflow keepout zones from face of fan/heatsink	0.20		

12.2.2. Boxed Processor Fan/Heatsink Weight

The Boxed processor fan/heatsink will not weigh more than 225 grams. See Chapter 10 and Chapter 11 for details on the processor weight and heatsink requirements.

12.2.3. Boxed Processor Retention Mechanism and Fan/Heatsink Support

The Boxed processor requires a processor retention mechanism as described in AP-588, *Mechanical and Assembly Technology for S.E.C. Cartridge Processors* (Order Number 243333) to secure the processor in the Slot 1 connector. The Boxed processor does not ship with a retention mechanism. Motherboards designed for use by system integrators should include a retention mechanism and appropriate installation instructions.

The Boxed processor ships with its own fan heatsink support. The support differs from supports for passive heatsinks. The Boxed processor fan/heatsink support requires heatsink support holes in the motherboard. Location and size of these holes are give in Figure 12-5.

Any motherboard components placed in the area beneath the fan/heatsink supports must recognize the clearance (H) give in Table 12-3 below. Component height restrictions for passive heatsink support designs, as described in AP-588, *Mechanical and Assembly Technology for S.E.C. Cartridge Processors* (Order Number 243333), still apply.

Motherboards designed for use by system integrators should not have objects installed in the heatsink support holes. Otherwise, removal instructions for objects pre-installed in the heatsink support holes should be included in the motherboard documentation.

Table 12-2. Boxed Processor Fan/Heatsink Support Dimensions

Fig. Ref. Label	Dimensions (Inches)	Min	Typ	Max
G	Fan/Heatsink support height		2.261	
H	Fan/Heatsink support clearance above motherboard		0.430	
J	Fan/Heatsink support standoff diameter		0.275	0.300
K	Fan/Heatsink support front edge to heatsink support hole center		0.240	
L	Fan/Heatsink support standoff protrusion beneath motherboard		0.06	
M	Motherboard thickness	0.05	0.06	0.075
N	Spacing between fan/heatsink support posts		4.084	
P	Fan/Heatsink support width		0.600	
Q	Fan/Heatsink support inner edge to heatsink support hole		0.400	

NOTES:

1. This table applies to the dimensions noted in Figure 12-5 through Figure 12-7.
2. All dimensions are in inches. Unless otherwise specified, all x.xxx dimension tolerance is ± 0.005 inches. All x.xx dimension tolerance is ± 0.01 inches.




Figure 12-5. Heatsink Support Hole Locations and Sizes




Figure 12-6. Side View Space Requirements for Boxed Processor Fan/Heatsink Supports



Figure 12-7. Top View Space Requirements for Boxed Processor Fan/Heatsink Supports

12.3. BOXED PROCESSOR REQUIREMENTS

12.3.1. Fan/Heatsink Power Supply

The Boxed processor's fan/heatsink requires a +12V power supply. A fan power cable is shipped with the Boxed processor to draw power from a power header on the motherboard. The power cable connector and pinout are shown in Figure 12-8. Motherboards must provide a matched power header to support the Boxed processor. Table 12-3 contains specifications for the input and output signals at the fan/heatsink connector. The cable length is 7.0 inches ($\pm 0.25''$). The fan/heatsink outputs a SENSE signal, which is an open-collector output, that pulses at a rate of two pulses per fan revolution. A motherboard pull-up resistor provides V_{OH} to match the motherboard-mounted fan speed monitor requirements, if applicable. Use of the SENSE signal is optional. If the SENSE signal is not used, pin 3 of the connector should be tied to GND.

The power header on the baseboard must be positioned to allow the fan/heatsink power cable to reach it. The power header identification and location should be documented in the motherboard documentation or on the motherboard. Figure 12-9 shows the recommended location of the fan power connector relative to the Slot 1 connector. The motherboard power header should be positioned within 4.75 inches (lateral) of the fan power connector.




Figure 12-8. Boxed Processor Fan/Heatsink Power Cable Connector Description

Table 12-3. Fan/Heatsink Power and Signal Specifications

Description	Min	Typ	Max
+12V: 12 volt fan power supply	7V	12V	13.8V
IC: Fan current draw			100 mA
SENSE: SENSE frequency (motherboard should pull this pin up to appropriate V _{CC} with resistor)		2 pulses per fan revolution	




Figure 12-9. Recommended Motherboard Power Header Placement Relative to Fan Power Connector and Slot 1

12.4. THERMAL SPECIFICATIONS

This section describes the cooling requirements of the fan/heat sink solution utilized by the Boxed processor.

12.4.1. Boxed Processor Cooling Requirements

The Boxed processor is cooled with a fan/heat sink. The Boxed processor fan/heat sink will keep the thermal plate temperature, T_{PLATE} , within the specifications (see Table 10-1), provided airflow through the fan/heat sink is unimpeded and the air temperature entering the fan is below 45°C (see Figure 12-4 for measurement location).

Airspace is required around the fan to ensure that the airflow through the fan/heat sink is not blocked. Blocking the airflow to the fan/heat sink reduces the cooling efficiency and decreases fan life. Figure 12-4 illustrates an acceptable airspace clearance for the fan/heat sink.



13

Integration Tools



CHAPTER 13 INTEGRATION TOOLS

The integration tool set for the Pentium II processor system designs includes an In-Target Probe (ITP) for program execution control, register/memory/IO access and breakpoint control. This tool provides functionality commonly associated with debuggers and emulators. The ITP uses on-chip debug features of the Pentium II processor to provide program execution control. Use of the ITP will not affect the high speed operations of the processor signals, ensuring the system can operate at full speed with the ITP attached.

This document describes the ITP as well as a number of technical issues that must be taken into account when including the ITP and logic analyzer interconnect tools in a debug strategy. Although the tool description that follows is specific to early tools available from Intel, similar tools may also be provided in the future by third-party vendors. Thus, the tools mentioned should not be considered as Intel's tools, but as debug tools in the generic sense.

In general, the information in this chapter may be used as a basis for including integration tools in a Pentium II processor system design.

13.1. IN-TARGET PROBE (ITP) FOR THE PENTIUM® II PROCESSOR

An In-Target Probe (ITP) for the Pentium II processor is a debug tool which allows access to on-chip debug features via a small port on the system board called the debug port. The ITP communicates to the processor through the debug port using a combination of hardware and software. The software is a Microsoft Windows* 3.1 application running on a host PC. The hardware consists of a PCI board in the host PC connected to the signals which make up the Pentium II processor's debug interface. Due to the nature of the ITP, the processor may be controlled without affecting any high speed signals. This ensures that the system can operate at full speed with the ITP attached. Intel will use an ITP for internal debug and system validation and recommends that all Pentium II processor-based system designs include a debug port.

13.1.1. Primary Function

The primary function of an ITP is to provide a control and query interface for multiple processors. With an ITP, one can control program execution and have the ability to access processor registers, system memory and I/O. Thus, one can start and stop program execution using a variety of breakpoints, single-step the program at the assembly code level, as well as read and write registers, memory and I/O. The on-chip debug features are controlled from a Windows 3.1 software application running on a Pentium or Pentium Pro processor-based PC with a PCI card slot. (See Figure 13-1.)




Figure 13-1. Hardware Components of the ITP

13.1.2. Debug Port Connector Description

The ITP connects to the system through the debug port. Recommended connectors, to mate the ITP cable with the debug port on the board, are available in either a vertical or right-angle configuration. Both configurations fit into the same board footprint. The connectors are manufactured by AMP Incorporated and are in the AMPMODU System 50 line. Following are the AMP part numbers for the two connectors:

- Amp 30-pin shrouded vertical header: 104068-3
- Amp 30-pin shrouded right-angle header: 104069-5

NOTE

These are high density through hole connectors with pins on 0.050 in. by 0.100 in. centers. Do not confuse these with the more common 0.100 in. by 0.100 in. center headers.

The debug port must be mounted on the system motherboard; the processor does not contain a debug port.

13.1.3. Debug Port Signal Descriptions

Table 13-1 describes the debug port signals and provides the pin assignment. The mechanical pinout is shown in Section 13.1.5.2.

13.1.4. Debug Port Signal Notes

In general, all open drain GTL+ outputs from the system must be retained at a proper logic level, whether or not the debug port is installed. GTL+ signals from the processor system (RESET#, PRDY#) should be terminated at the debug port, as shown in Figure 13-2.




Figure 13-2. GTL+ Signal Termination

13.1.4.1. SIGNAL NOTE 1: DBRESET#

The DBRESET# output signal from the ITP is an open drain with about 5 ohms of R_{ds} . The usual implementation is to connect it to the PWROK open drain signal on the PCIset components as an OR input to initiate a system reset. In order for the DBRESET# signal to work properly, it must actually reset the entire target system. The signal should be pulled up (Intel recommends a 240Ω resistor, but system designers will need to fine tune specific system designs) to meet two considerations: (1) the signal must be able to meet V_{ol} of the system, and (2) it must allow the signal to meet the specified rise time. When asserted by the ITP, the DBRESET# signal will remain asserted for 100 ms. A large capacitance should not be present on this signal as it may prevent a full charge from building up within 100 ms.

13.1.4.2. SIGNAL NOTE 5: TDO AND TDI

The TDO signal coming out of each processor has a 25Ω driver and should be pulled up to 2.5V using a 150Ω resistor.

NOTE

When designing the circuitry to reroute the scan chain around empty processor slots, care should be taken so that the multiple TDO pull-up resistors do not end up in parallel (see Figure 13-6). The TDI line coming out of the debug port should be pulled up to 2.5V using approximately a 10 KΩ resistor value.

Table 13-1. Debug Port Pinout Description and Requirements 1

Name	Pin	Description	Specification Requirement	Notes
RESET#	1	Reset signal from MP cluster to ITP.	<ul style="list-style-type: none"> • Terminate ² signal properly at the debug port • Debug port must be at the end of the signal trace 	Connected to high speed comparator (biased at 2/3 of the level found at the POWERON pin) on the ITP buffer board. Additional load does not change timing calculations for the processor bus agents if routed properly.
DBRESET#	3	Allows ITP to reset entire target system.	<ul style="list-style-type: none"> • Tie signal to target system reset (recommendation: PWR OK signal on PC1set as an ORed input) • Pulled-up signal with the proper resistor (see notes) 	Open drain output from ITP to the target system. It will be held asserted for 100 ms; capacitance needs to be small enough to recognize assert. A 240-ohm pull-up resistor is recommended; signal should be fine tuned to (1) meet V_{OL} of target system and (2) meet specified rise time.
TCK	5	TAP (Test Access Port) clock from ITP to Slot 1 connectors.	<ul style="list-style-type: none"> • Daisy chain signal to the processor(s) ³ • Add ~150 Ω pull-up resistor to $V_{CC2.5}$ • Place pull-up resistor (to $V_{CC2.5}$) at the point furthest from the debug port. 	Poor routing can cause multiple clocking problems, usually on falling edge of TCK. Should be routed to all components in the boundary scan chain ³ . For two-way MP systems, each processor should receive a separately buffered TCK signal.
TMS	7	Test mode select signal from ITP to Slot 1 connectors, controls the TAP finite state machine	<ul style="list-style-type: none"> • Daisy chain signal to the processor(s) ³ • Add ~150 Ω pull-up resistor to $V_{CC2.5}$ • Place pull-up resistor (to $V_{CC2.5}$) at the point furthest from the debug port. 	Operates synchronously with TCK. Should be routed to all components in the boundary scan chain ³ . For two-way MP systems, each processor should receive a separately buffered TMS signal.
TDI	8	Test data input signal from ITP to first component in boundary scan chain of MP cluster; inputs test instructions and data serially.	<ul style="list-style-type: none"> • Add ~150 to 330 ohm pull-up resistor (to $V_{CC2.5}$) 	Operates synchronously with TCK.
POWERON	9	Used by ITP to determine when target system power is ON and, once target system is ON, enables all debug port electrical interface activity. From target V_{TT} to ITP.	<ul style="list-style-type: none"> • Add 1K ohm pull-up resistor (to V_{TT}) 	If no power is applied, the ITP will not drive any signals; isolation provided using isolation gates. Voltage applied is internally used to set GTL+ threshold (or reference) at 2/3 V_{TT} .

Table 13-1. Debug Port Pinout Description and Requirements (Cont'd)

Name	Pin	Description	Specification Requirement	Notes
TDO	10	Test data output signal from last component in boundary scan chain of MP cluster to ITP; test output is read serially.	<ul style="list-style-type: none"> • Add 150 ohm pull-up resistor (to $V_{CC2.5}$) • Design pull-ups to route around empty processor sockets (so resistors are not in parallel) 	Operates synchronously with TCK. Each Pentium® II processor has a 25-ohm driver.
DBINST#	11	Indicates to target system that the ITP is installed.	<ul style="list-style-type: none"> • Add ~10K ohm pull-up resistor 	Not required if boundary scan is not used in target system.
TRST#	12	Test reset signal from ITP to MP cluster, used to reset TAP logic.	<ul style="list-style-type: none"> • Add ~680Ω pull-down resistor 	Asynchronous input signal.
BSEN#	14	Informs target system that ITP is using boundary scan.		Not required if boundary scan is not used in target system.
PREQ0#	16	PREQ0# signal, driven by ITP, makes requests to P0 to enter debug.	<ul style="list-style-type: none"> • Add 150 to 330 ohm pull-up resistor (to $V_{CC2.5}$) 	
PRDY0#	18	PRDY0# signal, driven by P0, informs ITP that P0 is ready for debug.	<ul style="list-style-type: none"> • Terminate ² signal properly at the debug port • Debug port must be at the end of the signal trace 	Connected to high speed comparator (biased at 2/3 of the level found at the POWERON pin) on the ITP buffer board. Additional load does not change timing calculations for the processor bus agents if routed properly.
PREQ1#	20	PREQ1# signal from ITP to P1.	For MP design: <ul style="list-style-type: none"> • Add 150 to 330 ohm pull-up resistor (to $V_{CC2.5}$) For uni-processor design: <ul style="list-style-type: none"> • Leave unconnected 	
PRDY1#	22	PRDY1# signal from P1 to ITP.	For MP design: <ul style="list-style-type: none"> • Terminate ² signal properly at the debug port • Debug port must be at the end of the signal trace For uni-processor design: <ul style="list-style-type: none"> • Leave unconnected 	Connected to high speed comparator (biased at 2/3 of the level found at the POWERON pin) on the ITP buffer board. Additional load does not change timing calculations for the processor bus agents.
PREQ2#	24	Signal not used.	<ul style="list-style-type: none"> • Leave unconnected 	
PRDY2#	26	Signal not used.	<ul style="list-style-type: none"> • Leave unconnected 	
PREQ3#	28	Signal not used.	<ul style="list-style-type: none"> • Leave unconnected 	

Table 13-1. Debug Port Pinout Description and Requirements (Cont'd)

Name	Pin	Description	Specification Requirement	Notes
BCLK	29	Bus clock from the MP cluster; used to synchronize BCLK with the TCK signal fed from the ITP to the target system.	<ul style="list-style-type: none"> Use a separate driver to drive signal to the debug port Must be connected to GND if it is not connected to BCLK 	Separate driver is used to avoid loading issues associated with having the ITP either installed or uninstalled.
PRDY3#	30	Signal not used.	<ul style="list-style-type: none"> Leave unconnected 	
GND	2, 4, 6, 13, 15, 17, 19, 21, 23, 25, 27	Signal ground.	<ul style="list-style-type: none"> Connect all pins to signal ground 	

NOTES:

1. Resistor values with “~” preceding them can vary from the specified value; use resistors as close as possible to the value specified.
2. Termination should include a series (~240 ohms) and pull-up (connected to 1.5V) resistors.
3. Signal should be at end of daisy chain and the boundary scan chain should be partitioned into two distinct sections to assist in debugging the system: one partition with only the processor(s) for system debug (i.e., used with the ITP) and another with all other components for manufacturing or system test.

The TCK and TMS signals should be routed with pull-up resistors from the TCK and TMS drivers to 2.5V at the physically most distant node of the TCK/TMS routes, and with 47 ohm series termination between these nodes and each Slot 1 connector (see Figure 13-3 and Figure 13-4).




Figure 13-3. TCK/TMS with Series and Parallel Termination, Single Processor Configuration





Figure 13-4. TCK/TMS with Daisy Chain Configuration, 2-Way MP Configuration

13.1.4.3. SIGNAL NOTE 7: TCK

TCK is a high speed signal and should be routed accordingly. Follow the guidelines below to assure the quality of the signal when beginning use of the ITP to debug the target.

Due to the number of loads on the TCK signal, special care should be taken when routing it. Poor routing can lead to multiple clocking of some agents on the debug chain, usually on the falling edge of TCK. This causes information to be lost through the chain and can result in bad commands being issued to some agents on the bus. Systems using other TCK routing schemes, particularly those with ‘T’ or ‘Y’ configurations where the trace from the source to the ‘T’ is long, could have signal integrity problems.

The signal is easily routed as a daisy chain. It is recommended that a pull-up resistor from TCK to 2.5V be placed at the physically most distant node of the TCK route (see Figure 13-5).



000796a

Figure 13-5. TCK with Daisy Chain Configuration

13.1.5. Debug Port Layout

Figure 13-6 shows the simplest way to layout the debug port in a multiprocessor system. In this example, two processors are the only components in the system boundary scan chain. Systems incorporating boundary scan for use other than for the ITP should consider providing a method to partition the boundary scan chain in two distinct sections; one for system debug using the ITP, the other for manufacturing or system test.

System debug using the ITP requires only that the processors be in the boundary scan chain. During system debug, routing boundary scan signals (particularly TCK and TMS) solely to the processors enhances the likelihood that the boundary scan signals can be clocked at high speed. This will improve the performance of debug tools that must access large amounts of data via boundary scan. Additionally, removing all but the processors from the boundary scan chain reduces the possibility for errors in the chain when using the ITP for system debug.

If the system includes the use of boundary scan for test during normal system operation, then one should consider including a component such as the QST3383 in the layout. This component is used to multiplex the boundary scan lines in order to avoid contention between the system and the ITP. Using the QST3383, the system boundary scan lines are routed directly to the system when the ITP is not installed. However, if the ITP is installed and is communicating with the processors, the BSEN# signal will enable the multiplexer to pass the boundary scan lines from the debug port to the system.

NOTE

When the ITP is installed and communicating with the processors, the TDI line from the system boundary scan control logic does not pass through to the system, but is instead tied back into the TDO line. Thus, while the ITP is communicating with the processors, it is not possible for the system boundary scan control logic to access a processor via the boundary scan chain.




Figure 13-6. Generic DP System Layout for Debug Port Connection

13.1.5.1. SIGNAL QUALITY NOTES

Signals from the debug port are fed to the system from the ITP via a buffer board and a cable. If system signals routed to the debug port (i.e., TDO, PRDY[x]# and RESET#) are used elsewhere in the system, then dedicated drivers should be used to isolate the signals from reflections coming from the end of this cable. If the Pentium II processor boundary scan signals are used elsewhere in the system, then the TDI, TMS, TCK, and TRST# signals from the debug port should be isolated from the system signals with multiplexers as discussed earlier.

In general, no signals should be left floating. Thus, signals going from the debug port to the processor system should not be left floating. If they are left floating, there may be problems when the ITP is not plugged into the connector.

13.1.5.2. DEBUG PORT CONNECTOR

Figure 13-7 and Figure 13-8 illustrate how the debug port connector should be installed on a circuit board. Note the way the pins are numbered on the connector and how the through holes are positioned on the board. Figure 13-8 also shows a dotted line representation of the connector and behind it the through holes as seen from the top side of the circuit board (the side on which the connector will be placed). The through holes are shown so that the pin numbers of the connector can be matched to where the connector leads will fall on the circuit board. Although this may appear very simple, it is surprising how often mistakes are made in this aspect of the debug port layout.




Figure 13-7. Debug Port Connector on Thermal Plate Side of Circuit Board




Figure 13-8. Hole Positioning for Connector on Thermal Plate Side of Circuit Board

13.1.6. Using Boundary Scan to Communicate to the Processor

An ITP communicates to the Pentium II processor by stopping their execution and sending/receiving messages over boundary scan pins. As long as each processor is tied into the system boundary scan chain, the ITP can communicate with it. In the simplest case, the processors are back to back in the scan chain, with the boundary scan input (TDI) of the first processor connected up directly to the pin labeled TDI on the debug port and the boundary scan output (TDO) of the last processor connected up to the pin labeled TDO on the debug port as shown in Figure 13-9.




Figure 13-9. Processor System where Boundary Scan is Not Used

13.2. INTEGRATION TOOL CONSIDERATIONS

13.2.1. Integration Tool Mechanical Keepouts

An integration tool (LAI562) has been developed to allow connection of the Pentium II processor to a logic analyzer. Figure 13-11 through Figure 13-13 define mechanical keep out volumes for this logic analyzer interconnect tool. Updated keep out volume dimensions will be provided in subsequent revisions to this document. Chassis designs used for development work should be aware of these tool constraints.

13.2.2. Pentium® II Processor LAI System Design Considerations

The LAI562 integration tool has been designed such that an extra load will be presented on the CMOS signals connected to the Slot 1 connector. If the LAI562 tool is not being used this issue can be ignored. However, be aware that if you send a system to Intel for debug, the

absence of the required workarounds will prohibit debug assistance from Intel. The following list of signals are affected:

PREQ#, TCK, TDI, TDO, TMS, TRST#, INIT#, FLUSH#, STPCLK#, PICCLK, PICD[1:0]#, LINT[0]/INTR, LINT[1]/NMI, IERR#, SMI#, PWGOOD, THERMTRIP#, SLP#, FERR#, IGNNE# and A20M#.

Figure 13-10 describes the CMOS probe signals of the LAI562.




Figure 13-10. LAI Probe Input Circuit

The extra loading of the LAI562 requires stronger pull-up values on the target system. However, due to the current limitations of some signal drivers, this stronger value may not be feasible. Calculation of the correct pull-up resistor value for each of the CMOS signals should include a load analysis based on the pull-up voltage, pull-up voltage tolerance, pull-up resistor tolerance, V_{IH} and V_{IL} specifications, driver current rating, input current leakage, input timings, etc. The resulting values may conflict.

As a result of the extra loading by the LAI, pull-ups to 2.5V are recommended. The actual value required by a system may vary, depending on the logic connected and the drive strength of the signal to the Slot 1 connector. See Table 7-3 for recommended pull-up values.




Figure 13-11. Pentium® II Processor Integration Tool Mechanical Keep Out Volume—Thermal Plate Side View




Figure 13-12. Pentium® II Processor Integration Tool Mechanical Keep Out Volume—Cover Side View




Figure 13-13. Pentium® II Processor Integration Tool Mechanical Keep Out Volume—Side View



14

Advanced Features



CHAPTER 14

ADVANCED FEATURES

14.1. ADDITIONAL INFORMATION

Some non-essential information regarding the Pentium II processor is considered Intel confidential and proprietary and is not documented in this publication. This information is available with the appropriate non-disclosure agreements in place. Please contact Intel Corporation for details.

This information is specifically targeted at software developers who develop the following types of low-level software:

- operating system kernels
- virtual memory managers
- BIOS and processor test software
- performance monitoring tools

For software developers designing other categories of software, this information does not apply. All of the required program development details are provided in the *Intel Architecture Software Developer's Manual: Volume 2, Instruction Set Reference* (Order Number 243191), which is publicly available from the Intel Corporation Literature Center. To obtain this document, contact the Intel Corporation Literature Center at:

Intel Corporation Literature Center
P.O. Box 7641
Mt. Prospect, IL 60056-7641

or call 1-800-879-4683 and reference Order Number 243191



Signals Reference



APPENDIX A

SIGNALS REFERENCE

This appendix provides an alphabetical listing of all Pentium II processor signals. The tables at the end of this appendix summarize the signals by direction: output, input, and I/O.

A.1. ALPHABETICAL SIGNALS LISTING

A.1.1. A[35:0]# (I/O)

The A[35:3]# (Address) signals define a 2^{36} -byte physical memory address space. When ADS# is active, these pins transmit the address of a transaction; when ADS# is inactive, these pins transmit transaction type information. These signals must connect the appropriate pins of all agents on the Pentium II processor system bus. The A[35:24]# signals are parity-protected by the AP1# parity signal, and the A[23:3]# signals are parity-protected by the AP0# parity signal.

On the active-to-inactive transition of RESET#, the processors sample the A[35:3]# pins to determine their power-on configuration.

A.1.2. A20M# (I)

If the A20M# (Address-20 Mask) input signal is asserted, the Pentium II processor masks physical address bit 20 (A20#) before looking up a line in any internal cache and before driving a read/write transaction on the bus. Asserting A20M# emulates the 8086 processor's address wrap-around at the 1-Mbyte boundary. Assertion of A20M# is only supported in real mode.

A20M# is an asynchronous signal. However, to ensure recognition of this signal following an I/O write instruction, it must be valid along with the TRDY# assertion of the corresponding I/O Write bus transaction.

During active RESET#, each processor begins sampling the A20M#, IGNNE# , and LINT[1:0] values to determine the ratio of core-clock frequency to bus-clock frequency. (See Table 7-1.) On the active-to-inactive transition of RESET#, each processor latches these signals and freezes the frequency ratio internally. System logic must then release these signals for normal operation; see Figure 7-4 for an example implementation of this logic.

A.1.3. ADS# (I/O)

The ADS# (Address Strobe) signal is asserted to indicate the validity of the transaction address on the A[35:3]# pins. All bus agents observe the ADS# activation to begin parity checking, protocol checking, address decode, internal snoop, or deferred reply ID match operations associated with the new transaction. This signal must connect the appropriate pins on all Pentium II processor system bus agents.

A.1.4. AERR# (I/O)

The AERR# (Address Parity Error) signal is observed and driven by all Pentium II processor system bus agents, and if used, must connect the appropriate pins on all Pentium II processor system bus agents. AERR# observation is optionally enabled during power-on configuration; if enabled, a valid assertion of AERR# aborts the current transaction.

If AERR# observation is disabled during power-on configuration, a central agent may handle an assertion of AERR# as appropriate to the Machine Check Architecture (MCA) of the system.

A.1.5. AP[1:0]# (I/O)

The AP[1:0]# (Address Parity) signals are driven by the request initiator along with ADS#, A[35:3]#, REQ[4:0]#, and RP#. AP1# covers A[35:24]#, and AP0# covers A[23:3]#. A correct parity signal is high if an even number of covered signals are low and low if an odd number of covered signals are low. This allows parity to be high when all the covered signals are high. AP[1:0]# should connect the appropriate pins of all Pentium II processor system bus agents.

A.1.6. BCLK (I)

The BCLK (Bus Clock) signal determines the bus frequency. All Pentium II processor system bus agents must receive this signal to drive their outputs and latch their inputs on the BCLK rising edge.

All external timing parameters are specified with respect to the BCLK signal.

A.1.7. BERR# (I/O)

The BERR# (Bus Error) signal is asserted to indicate an unrecoverable error without a bus protocol violation. It may be driven by all Pentium II processor system bus agents, and must connect the appropriate pins of all such agents, if used. However, Pentium II processors do not observe assertions of the BERR# signal.

BERR# assertion conditions are configurable at a system level. Assertion options are defined by the following options:

- Enabled or disabled.
- Asserted optionally for internal errors along with IERR#.
- Asserted optionally by the request initiator of a bus transaction after it observes an error.
- Asserted by any bus agent when it observes an error in a bus transaction.

A.1.8. BINIT# (I/O)

The BINIT# (Bus Initialization) signal may be observed and driven by all Pentium II processor system bus agents, and if used must connect the appropriate pins of all such agents. If the BINIT# driver is enabled during power on configuration, BINIT# is asserted to signal any bus condition that prevents reliable future information.

If BINIT# observation is enabled during power-on configuration, and BINIT# is sampled asserted, all bus state machines are reset and any data which was in transit is lost. All agents reset their rotating ID for bus arbitration to the state after reset, and internal count information is lost. The L1 and L2 caches are not affected.

If BINIT# observation is disabled during power-on configuration, a central agent may handle an assertion of BINIT# as appropriate to the Machine Check Architecture (MCA) of the system.

A.1.9. BNR# (I/O)

The BNR# (Block Next Request) signal is used to assert a bus stall by any bus agent who is unable to accept new bus transactions. During a bus stall, the current bus owner cannot issue any new transactions.

Since multiple agents might need to request a bus stall at the same time, BNR# is a wire-OR signal which must connect the appropriate pins of all Pentium II processor system bus agents. In order to avoid wire-OR glitches associated with simultaneous edge transitions driven by multiple drivers, BNR# is activated on specific clock edges and sampled on specific clock edges.

A.1.10. BP[3:2]# (I/O)

The BP[3:2]# (Breakpoint) signals are outputs from the processor that indicate the status of breakpoints.

A.1.11. BPM[1:0]# (I/O)

The BPM[1:0]# (Breakpoint Monitor) signals are breakpoint and performance monitor signals. They are outputs from the processor which indicate the status of breakpoints and programmable counters used for monitoring processor performance.

A.1.12. BPRI# (I)

The BPRI# (Bus Priority Request) signal is used to arbitrate for ownership of the Pentium II processor system bus. It must connect the appropriate pins of all Pentium II processor system bus agents. Observing BPRI# active (as asserted by the priority agent) causes all other agents to stop issuing new requests, unless such requests are part of an ongoing locked operation. The priority agent keeps BPRI# asserted until all of its requests are completed, then releases the bus by deasserting BPRI#.

A.1.13. BR0# (I/O), BR1# (I)

The BR0# and BR1# (Bus Request) pins drive the BREQ[1:0]# signals in the system. The BREQ[1:0]# signals are interconnected in a rotating manner to individual processor pins. Table A-1 gives the rotating interconnect between the processor and bus signals.

Table A-1. BR0#(I/O), BR1#, BR2#, BR3# Signals Rotating Interconnect

Bus Signal	Agent 0 Pins	Agent 1 Pins
BREQ0#	BR0#	BR1#
BREQ1#	BR1#	BR0#

During power-up configuration, the central agent must assert the BR0# bus signal. All symmetric agents sample their BR[1:0]# pins on active-to-inactive transition of RESET#. The pin on which the agent samples an active level determines its agent ID. All agents then configure their pins to match the appropriate bus signal protocol, as shown in Table A-2.

Table A-2. BR[3:0]# Signal Agent IDs

Pin Sampled Active in RESET#	Agent ID
BR0#	0
BR1#	1

A.1.14. BSEL# (I/O)

The BSEL# (Bus Select) signal is used for future Slot 1 processors and motherboards. This signal must be tied to GND for proper processor operation.

A.1.15. D[63:0]# (I/O)

The D[63:0]# (Data) signals are the data signals. These signals provide a 64-bit data path between the Pentium II processor system bus agents, and must connect the appropriate pins on all such agents. The data driver asserts DRDY# to indicate a valid data transfer.

A.1.15.1. LINE TRANSFERS

A line transfer reads or writes a cache line, the unit of caching on the Pentium II processor system bus. For current products, this is 32 bytes aligned on a 32-byte boundary. While a line is always aligned on a 32-byte boundary, a line transfer need not begin on that boundary. For a line transfer, A[35:3]# carry the upper 33 bits of a 36-bit physical address. Address bits A[4:3]# determine the transfer order, called burst order. A line is transferred in four eight-byte chunks, each of which can be identified by address bits 4:3. The chunk size is 64-bits. Table A-3 specifies the transfer order used for a 32-byte line, based on address bits A[4:3]# specified in the transaction's Request Phase.

Table A-3. Burst Order Used for Pentium® II Processor Bus Line Transfers

A[4:3]# (binary)	Requested Address (hex)	1st Address Transferred (hex)	2nd Address Transferred (hex)	3rd Address Transferred (hex)	4th Address Transferred (hex)
00	0	0	8	10	18
01	8	8	0	18	10
10	10	10	18	0	8
11	18	18	10	8	0

Note that the requested read data is always transferred first. Unlike the Pentium processor, which always transfers writeback data address 0 first, the Pentium II family transfers writeback data requested address first.

A.1.15.2. PART LINE ALIGNED TRANSFERS

A part-line aligned transfer moves a quantity of data smaller than a cache line but an even multiple of the chunk size between a bus agent and memory using the burst order. A part-line transfer affects no more than one line in a cache.

A 16-byte transfer on a 64-bit data bus with a 32-byte cache line size is a part-line transfer, where a chunk is eight bytes aligned on an eight-byte boundary. All chunks in the span of a part-line transfer are moved across the data bus. Address bits A[4:3]# determines the transfer order for the included chunks, using the burst order specified in Table A-3 for line transfers.

A.1.15.3. PARTIAL TRANSFERS

On a 64-bit data bus, a partial transfer moves from 0-8 bytes within an aligned 8-byte span to or from a memory or I/O address.

Processors convert non-cacheable misaligned memory accesses that cross 8-byte boundaries into two partial transfers. For example, a non-cacheable, misaligned 8-byte read requires two Read Data Partial transactions. Similarly, processors convert I/O write accesses that cross 4-byte boundaries into 2 partial transfers. I/O reads are treated the same as memory reads.

I/O Read and I/O Write transactions are 1 to 4 byte partial transactions.

A.1.16. DBSY# (I/O)

The DBSY# (Data Bus Busy) signal is asserted by the agent responsible for driving data on the Pentium II processor system bus to indicate that the data bus is in use. The data bus is released after DBSY# is deasserted. This signal must connect the appropriate pins on all Pentium II processor system bus agents.

A.1.17. DEFER# (I)

The DEFER# signal is asserted by an agent to indicate that a transaction cannot be guaranteed in-order completion. Assertion of DEFER# is normally the responsibility of the addressed memory or I/O agent. This signal must connect the appropriate pins of all Pentium II processor system bus agents.

A.1.18. DEP[7:0]# (I/O)

The DEP[7:0]# (Data Bus ECC Protection) signals provide optional ECC protection for the data bus. They are driven by the agent responsible for driving D[63:0]#, and must connect the appropriate pins of all Pentium II processor system bus agents which use them. The DEP[7:0]# signals are enabled or disabled for ECC protection during power on configuration.

A.1.19. DRDY# (I/O)

The DRDY# (Data Ready) signal is asserted by the data driver on each data transfer, indicating valid data on the data bus. In a multi-cycle data transfer, DRDY# may be

deasserted to insert idle clocks. This signal must connect the appropriate pins of all Pentium II processor system bus agents.

A.1.20. EMI

EMI pins should be connected to motherboard ground and/or to chassis ground through zero ohm (0Ω) resistors. The zero ohm resistors should be placed in close proximity to the Slot 1 connector. The path to chassis ground should be short in length and have a low impedance.

A.1.21. FERR# (O)

The FERR# (Floating-point Error) signal is asserted when the processor detects an unmasked floating-point error. FERR# is similar to the ERROR# signal on the Intel 387 coprocessor, and is included for compatibility with systems using DOS-type floating-point error reporting.

A.1.22. FLUSH# (I)

When the FLUSH# input signal is asserted, processors write back all data in the Modified state from their internal caches and invalidate all internal cache lines. At the completion of this operation, the processor issues a Flush Acknowledge transaction. The processor does not cache any new data while the FLUSH# signal remains asserted.

FLUSH# is an asynchronous signal. However, to ensure recognition of this signal following an I/O write instruction, it must be valid along with the TRDY# assertion of the corresponding I/O Write bus transaction.

On the active-to-inactive transition of RESET#, each processor samples FLUSH# to determine its power-on configuration.

A.1.23. FRCERR (I/O)

If two processors are configured in a Functional Redundancy Checking (FRC) master/checker pair, as a single “logical” processor, the FRCERR (Functional Redundancy Checking Error) signal is asserted by the checker if a mismatch is detected between the internally sampled outputs and the master’s outputs. The checker’s FRCERR output pin must be connected with the master’s FRCERR input pin in this configuration.

For point-to-point connections, the checker always compares against the master’s outputs. For bussed single-driver signals, the checker compares against the signal when the master is the only allowed driver. For bussed multiple-driver wired-OR signals, the checker compares against the signal only if the master is expected to drive the signal low.

When a processor is configured as an FRC checker, FRCERR is toggled during its reset action. A checker asserts FRCERR for approximately 1 second after the active-to-inactive

transition of RESET# if it executes its Built-In Self-Test (BIST). When BIST execution completes, the checker processor deasserts FRCERR if BIST completed successfully, and continues to assert FRCERR if BIST fails. If the checker processor does not execute the BIST action, then it keeps FRCERR asserted for approximately 20 clocks and then deasserts it.

All asynchronous signals must be externally synchronized to BCLK by system logic during FRC mode operation.

A.1.24. HIT# (I/O), HITM# (I/O)

The HIT# (Snoop Hit) and HITM# (Hit Modified) signals convey transaction snoop operation results, and must connect the appropriate pins of all Pentium II processor system bus agents. Any such agent may assert both HIT# and HITM# together to indicate that it requires a snoop stall, which can be continued by reasserting HIT# and HITM# together.

A.1.25. IERR# (O)

The IERR# (Internal Error) signal is asserted by a processor as the result of an internal error. Assertion of IERR# is usually accompanied by a SHUTDOWN transaction on the Pentium II processor system bus. This transaction may optionally be converted to an external error signal (e.g., NMI) by system core logic. The processor will keep IERR# asserted until it is handled in software, or with the assertion of RESET#, BINIT#, or INIT#.

A.1.26. IGNNE# (I)

The IGNNE# (Ignore Numeric Error) signal is asserted to force the processor to ignore a numeric error and continue to execute non-control floating-point instructions. If IGNNE# is deasserted, the processor generates an exception on a non-control floating-point instruction if a previous floating-point instruction caused an error. IGNNE# has no effect when the NE bit in control register 0 is set.

IGNNE# is an asynchronous signal. However, to ensure recognition of this signal following an I/O write instruction, it must be valid along with the TRDY# assertion of the corresponding I/O Write bus transaction.

During active RESET#, the Pentium II processor begins sampling the A20M#, IGNNE#, and LINT[1:0] values to determine the ratio of core-clock frequency to bus-clock frequency. (See Table 1.) On the active-to-inactive transition of RESET#, the Pentium II processor latches these signals and freezes the frequency ratio internally. System logic must then release these signals for normal operation; Figure 7-4 for an example implementation of this logic.

A.1.27. INIT# (I)

The INIT# (Initialization) signal, when asserted, resets integer registers inside all processors without affecting their internal (L1 or L2) caches or floating-point registers. Each processor then begins execution at the power-on reset vector configured during power-on configuration. The processor continues to handle snoop requests during INIT# assertion. INIT# is an asynchronous signal and must connect the appropriate pins of all Pentium II processor system bus agents.

If INIT# is sampled active on the active to inactive transition of RESET#, then the processor executes its Built-In Self-Test (BIST).

A.1.28. INTR(I)

For information on the Interrupt(INTR) pin, please see the LINT[1:0] pin description.

A.1.29. LINT[1:0] (I)

The LINT[1:0] (Local APIC Interrupt) signals must connect the appropriate pins of all APIC Bus agents, including all processors and the core logic or I/O APIC component. When the APIC is disabled, the LINT0 signal becomes INTR, a maskable interrupt request signal, and LINT1 becomes NMI, a non-maskable interrupt. INTR and NMI are backward compatible with the signals of those names on the Pentium processor. Both signals are asynchronous.

Both of these signals must be software configured via BIOS programming of the APIC register space to be used either as NMI/INTR or LINT[1:0]. Because the APIC is enabled by default after reset, operation of these pins as LINT[1:0] is the default configuration.

During active RESET#, the Pentium II processor begins sampling the A20M#, IGNNE#, and LINT[1:0] values to determine the ratio of core-clock frequency to bus-clock frequency. (See Table 1.) On the active-to-inactive transition of RESET#, the Pentium II processor latches these signals and freezes the frequency ratio internally. System logic must then release these signals for normal operation; see Figure 7-4 for an example implementation of this logic.

A.1.30. LOCK# (I/O)

The LOCK# signal indicates to the system that a transaction must occur atomically. This signal must connect the appropriate pins of all Pentium II processor system bus agents. For a locked sequence of transactions, LOCK# is asserted from the beginning of the first transaction end of the last transaction. The LOCK# signal is always deasserted between the sequences of locked transactions on the Pentium II processor system bus.

When the priority agent asserts BPRI# to arbitrate for ownership of the Pentium II processor system bus, it will wait until it observes LOCK# deasserted. This enables symmetric agents

to retain ownership of the Pentium II processor system bus throughout the bus locked operation and ensure the atomicity of lock.

Bit 31 of the Model Specific Register (MSR) at address 33h to 1 will prevent LOCK# from being asserted when locked transactions, which are split across a cache line boundary, are issued from the processor. See the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide* for more details on the LOCK# function.

A.1.31. NMI(I)

For information on the Non-Maskable Interrupt(NMI) pin see the LINT[0:1] pin description.

A.1.32. PICCLK (I)

The PICCLK (APIC Clock) signal is an input clock to the processor and core logic or I/O APIC which is required for operation of all processors, core logic, and I/O APIC components on the APIC bus. During FRC mode operation, PICCLK must be 1/4 of (and synchronous to) BCLK.

A.1.33. PICD[1:0] (I/O)

The PICD[1:0] (APIC Data) signals are used for bi-directional serial message passing on the APIC bus, and must connect the appropriate pins of all processors and core logic or I/O APIC components on the APIC bus.

A.1.34. PM[1:0]# (O)

The PM[1:0]# (Performance Monitor) signals are outputs from the processor which indicate the status of programmable counters used for monitoring processor performance.

A.1.35. PRDY# (O)

The PRDY (Probe Ready) signal is a processor output used by debug tools to determine processor debug readiness.

A.1.36. PREQ# (I)

The PREQ# (Probe Request) signal is used by debug tools to request debug operation of the processors.

A.1.37. PWRGOOD (I)

The PWRGOOD (Power Good) signal is a 2.5V tolerant processor input. The processor requires this signal to be a clean indication that the clocks and power supplies (V_{CCCORE} , etc.) are stable and within their specifications. Clean implies that the signal will remain low (capable of sinking leakage current), without glitches, from the time that the power supplies are turned on until they come within specification. The signal must then transition monotonically to a high (2.5V) state. Figure A-1 illustrates the relationship of PWRGOOD to other system signals. PWRGOOD can be driven inactive at any time, but clocks and power must again be stable before a subsequent rising edge of PWRGOOD. It must also meet the minimum pulse width specification in Table 7-12 and be followed by a 1 ms RESET# pulse.

The PWRGOOD signal must be supplied to the processor as it is used to protect internal circuits against voltage sequencing issues. The PWRGOOD signal does not need to be synchronized for FRC operation. It should be driven high throughout boundary scan operation.

A.1.38. REQ[4:0]# (I/O)

The REQ[4:0]# (Request Command) signals must connect the appropriate pins of all Pentium II processor system bus agents. They are asserted by the current bus owner over two clock cycles to define the currently active transaction type.




Figure A-1. PWRGOOD Relationship at Power-On

A.1.39. RESET# (I)

Asserting the RESET# signal resets all processors to known states and invalidates their L1 and L2 caches without writing back any of their contents. RESET# must remain active for one microsecond for a “warm” reset; for a power-on reset, RESET# must stay active for at

least one millisecond after V_{CCCORE} and CLK have reached their proper specifications. On observing active RESET#, all Pentium II processor system bus agents will deassert their outputs within two clocks.

A number of bus signals are sampled at the active-to-inactive transition of RESET# for power-on configuration.

The processor may have its outputs tristated via power-on configuration. Otherwise, if INIT# is sampled active during the active-to-inactive transition of RESET#, the processor will execute its Built-In Self-Test (BIST). Whether or not BIST is executed, the processor will begin program execution at the reset-vector (default 0_FFFF_FFF0h). RESET# must connect the appropriate pins of all Pentium II processor system bus agents.

A.1.40. RP# (I/O)

The RP# (Request Parity) signal is driven by the request initiator, and provides parity protection on ADS# and REQ[4:0]#. It must connect the appropriate pins of all Pentium II processor system bus agents.

A correct parity signal is high if an even number of covered signals are low and low if an odd number of covered signals are low. This definition allows parity to be high when all covered signals are high.

A.1.41. RS[2:0]# (I)

The RS[2:0]# (Response Status) signals are driven by the response agent (the agent responsible for completion of the current transaction), and must connect the appropriate pins of all Pentium II processor system bus agents.

A.1.42. RSP# (I)

The RSP# (Response Parity) signal is driven by the response agent (the agent responsible for completion of the current transaction) during assertion of RS[2:0]#, the signals for which RSP# provides parity protection. It must connect the appropriate pins of all Pentium II processor system bus agents.

A correct parity signal is high if an even number of covered signals are low and low if an odd number of covered signals are low. While RS[2:0]# = 000, RSP# is also high, since this indicates it is not being driven by any agent guaranteeing correct parity.

A.1.43. SLOTOCC# (O)

The SLOTOCC# signal is defined to allow a system design to detect the presence of a terminator card or processor in a Pentium II connector. Combined with the VID combination

of VID[4:0]= 11111 (see Section 7.6.), a system can determine if a Pentium II connector is occupied, and whether a processor core is present. See Table A-4 for states and values for determining the type of package in the Slot 1 connector.

Table A-4. Slot 1 Occupation Truth Table

Signal	Value	Status
SLOT0CC# VID[4:0]	0 Anything other than '11111'	Processor with core in Slot 1 connector.
SLOT0CC# VID[4:0]	0 11111	Terminator cartridge in Slot 1 connector (i.e., no core present).
SLOT0CC# VID[4:0]	1 Any value	Slot 1 connector not occupied.

A.1.44. SLP# (I)

The SLP# (Sleep) signal, when asserted in Stop Grant state, causes processors to enter the Sleep state. During Sleep state, the processor stops providing internal clock signals to all units, leaving only the Phase-Locked Loop (PLL) still operating. Processors in this state will not recognize snoops or interrupts. The processor will recognize only assertions of the SLP#, STPCLK#, and RESET# signals while in Sleep state. If SLP# is deasserted, the processor exits Sleep state and returns to Stop Grant state, restarting its internal clock signals to the bus and APIC processor core units.

A.1.45. SMI# (I)

The SMI# (System Management Interrupt) signal is asserted asynchronously by system logic. On accepting a System Management Interrupt, processors save the current state and enter System Management Mode (SMM). An SMI Acknowledge transaction is issued, and the processor begins program execution from the SMM handler.

A.1.46. STPCLK# (I)

The STPCLK# (Stop Clock) signal, when asserted, causes processors to enter a low power Stop Grant state. The processor issues a Stop Grant Acknowledge transaction, and stops providing internal clock signals to all processor core units except the bus and APIC units. The processor continues to snoop bus transactions and service interrupts while in Stop Grant state. When STPCLK# is deasserted, the processor restarts its internal clock to all units and resumes execution. The assertion of STPCLK# has no effect on the bus clock; STPCLK# is an asynchronous input.

A.1.47. TCK (I)

The TCK (Test Clock) signal provides the clock input for the Pentium II processor Test Bus (also known as the Test Access Port).

A.1.48. TDI (I)

The TDI (Test Data In) signal transfers serial test data into the Pentium II processor. TDI provides the serial input needed for JTAG specification support.

A.1.49. TDO (O)

The TDO (Test Data Out) signal transfers serial test data out of the Pentium II processor. TDO provides the serial output needed for JTAG specification support.

A.1.50. TESTHI (I)

The TESTHI signal must be connected to a 2.5V power source through a 1 –10 k Ω resistor for proper processor operation.

A.1.51. THERMTRIP# (O)

The processor protects itself from catastrophic overheating by use of an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all execution when the junction temperature exceeds approximately 130°C. This is signaled to the system by the THERMTRIP# (Thermal Trip) pin. Once activated, the signal remains latched, and the processor stopped, until RESET# goes active. There is no hysteresis built into the thermal sensor itself; as long as the die temperature drops below the trip level, a RESET# pulse will reset the processor and execution will continue. If the temperature has not dropped below the trip level, the processor will continue to drive THERMTRIP# and remain stopped.

A.1.52. TMS (I)

The TMS (Test Mode Select) signal is a JTAG specification support signal used by debug tools.

A.1.53. TRDY# (I)

The TRDY# (Target Ready) signal is asserted by the target to indicate that it is ready to receive a write or implicit writeback data transfer. TRDY# must connect the appropriate pins of all Pentium II processor system bus agents.

A.1.54. TRST# (I)

TRST# (TAP Reset) must be driven low during power on reset. This can be accomplished with a ~680Ω pull-down resistor.

A.1.55. VID[4:0] (O)

The VID[4:0] (Voltage ID) pins can be used to support automatic selection of power supply voltages. These pins are not signals, but are either an open circuit or a short circuit to VSS on the processor. The combination of opens and shorts defines the voltage required by the processor. The VID pins are needed to cleanly support voltage specification variations on Pentium II processors. See Table 7-2 for definitions of these pins. The power supply must supply the voltage that is requested by these pins, or disable itself.

A.2. SIGNAL SUMMARIES

The following tables list attributes of the Pentium II processor output, input and I/O signals.

Table A-5. Output Signals (1)

Name	Active Level	Clock	Signal Group
FERR#	Low	Asynch	CMOS Output
IERR#	Low	Asynch	CMOS Output
PRDY#	Low	BCLK	GTL+ Output
SLOTOCC#	Low	Asynch	Power/Other
TDO	High	TCK	JTAG Output
THERMTRIP#	Low	Asynch	CMOS Output
UP#	Low	Asynch	Power/Other

NOTE:

1. Outputs are not checked in FRC mode.

Table A-6. Input Signals (1)

Name	Active Level	Clock	Signal Group	Qualified
A20M#	Low	Asynch	CMOS Input	Always ²
BPRI#	Low	BCLK	GTL+ Input	Always
BR1#	Low	BCLK	GTL+ Input	Always
BCLK	High	—	Clock	Always
DEFER#	Low	BCLK	GTL+ Input	Always
FLUSH#	Low	Asynch	CMOS Input	Always (2)
IGNNE#	Low	Asynch	CMOS Input	Always (2)
INIT#	Low	Asynch	CMOS Input	Always (2)
INTR	High	Asynch	CMOS Input	APIC disabled mode
LINT[1:0]	High	Asynch	CMOS Input	APIC enabled mode
NMI	High	Asynch	CMOS Input	APIC disabled mode
PICCLK	High	—	APIC Clock	Always
PREQ#	Low	Asynch	CMOS Input	Always
PWRGOOD	High	Asynch	CMOS Input	Always
RESET#	Low	BCLK	GTL+ Input	Always
RS[2:0]#	Low	BCLK	GTL+ Input	Always
RSP#	Low	BCLK	GTL+ Input	Always
SLP#	Low	Asynch	CMOS Input	During Stop Grant state
SMI#	Low	Asynch	CMOS Input	
STPCLK#	Low	Asynch	CMOS Input	
TCK	High	—	JTAG Input	
TDI	High	TCK	JTAG Input	
TESTHI	High	Asynch	Power/Other	Always
TMS	High	TCK	JTAG Input	
TRST#	Low	Asynch	JTAG Input	
TRDY#	Low	BCLK	GTL+ Input	

NOTES:

1. All asynchronous input signals except PWRGOOD must be synchronous in FRC.
2. Synchronous assertion with active TRDY# ensures synchronization.

Table A-7. Input/Output Signals (Single Driver)

Name	Active Level	Clock	Signal Group	Qualified
A[35:3]#	Low	BCLK	GTL+ I/O	ADS#, ADS#+1
ADS#	Low	BCLK	GTL+ I/O	Always
AP[1:0]#	Low	BCLK	GTL+ I/O	ADS#, ADS#+1
BR0#	Low	BCLK	GTL+ I/O	Always
BP[3:2]#	Low	BCLK	GTL+ I/O	Always
BPM[1:0]#	Low	BCLK	GTL+ I/O	Always
BSEL#	Low	Asynch	Power/Other	Always
D[63:0]#	Low	BCLK	GTL+ I/O	DRDY#
DBSY#	Low	BCLK	GTL+ I/O	Always
DEP[7:0]#	Low	BCLK	GTL+ I/O	DRDY#
DRDY#	Low	BCLK	GTL+ I/O	Always
FRCERR	High	BCLK	GTL+ I/O	Always
LOCK#	Low	BCLK	GTL+ I/O	Always
REQ[4:0]#	Low	BCLK	GTL+ I/O	ADS#, ADS#+1
RP#	Low	BCLK	GTL+ I/O	ADS#, ADS#+1

Table A-8. Input/Output Signals (Multiple Drivers)

Name	Active Level	Clock	Signal Group	Qualified
AERR#	Low	BCLK	GTL+ I/O	ADS#+3
BERR#	Low	BCLK	GTL+ I/O	Always
BNR#	Low	BCLK	GTL+ I/O	Always
BINIT#	Low	BCLK	GTL+ I/O	Always
HIT#	Low	BCLK	GTL+ I/O	Always
HITM#	Low	BCLK	GTL+ I/O	Always
PICD[1:0]	High	PICCLK	APIC I/O	Always