

# LH28F008SC-T/SCH-T

# LH28F008SC-TL/SCH-TL

**8 M-bit (1 MB x 8) Smart 3  
Flash Memories**

## DESCRIPTION

The LH28F008SC-T/SCH-T/SC-TL/SCH-TL flash memories with Smart 3 technology are high-density, low-cost, nonvolatile, read/write storage solution for a wide range of applications. Their symmetrically-blocked architecture, flexible voltage and enhanced cycling capability provide for highly flexible component suitable for resident flash arrays, SIMMs and memory cards. Their enhanced suspend capabilities provide for an ideal solution for code + data storage applications. For secure code storage applications, such as networking, where code is either directly executed out of flash or downloaded to DRAM, the LH28F008SC-T/SCH-T/SC-TL/SCH-TL offer three levels of protection : absolute protection with VPP at GND, selective hardware block locking, or flexible software block locking. These alternatives give designers ultimate control of their code security needs.

## FEATURES

- Smart 3 technology

LH28F008SC-T/SCH-T

- 3.3 V VCC
- 3.3 V or 12 V VPP

LH28F008SC-TL/SCH-TL

- 2.7 V (Read-only) or 3.3 V VCC
- 3.3 V or 12 V VPP

- High performance read access time

LH28F008SC-T12/SCH-T12

- 120 ns (3.3±0.3 V)

LH28F008SC-T15/SCH-T15

- 150 ns (3.3±0.3 V)

LH28F008SC-TL12/SCH-TL12

- 120 ns (3.3±0.3 V)/150 ns (2.7 to 3.6 V)

LH28F008SC-TL15/SCH-TL15

- 150 ns (3.3±0.3 V)/170 ns (2.7 to 3.6 V)

- Enhanced automated suspend options
  - Byte write suspend to read
  - Block erase suspend to byte write
  - Block erase suspend to read
- Enhanced data protection features
  - Absolute protection with VPP = GND
  - Flexible block locking
  - Block erase/byte write lockout during power transitions
- SRAM-compatible write interface
- High-density symmetrically-blocked architecture
  - Sixteen 64 k-byte erasable blocks
- Enhanced cycling capability
  - 100 000 block erase cycles
  - 1.6 million block erase cycles/chip
- Low power management
  - Deep power-down mode
  - Automatic power saving mode decreases ICC in static mode
- Automated byte write and block erase
  - Command user interface
  - Status register
- ETOX<sup>TM</sup>\* V nonvolatile flash technology
- Packages
  - 40-pin TSOP Type I (TSOP040-P-1020)  
Normal bend/Reverse bend
  - 44-pin SOP (SOP044-P-0600)
  - 48-ball CSP (FBGA048-P-0608)


\* ETOX is a trademark of Intel Corporation.

## COMPARISON TABLE


VERSIONS	SUPPLY VOLTAGE	OPERATING TEMPERATURE	DC CHARACTERISTICS V <sub>CC</sub> deep power-down current (MAX.)
LH28F008SC-T		0 to +70°C	10 µA
LH28F008SC-TL	Readable at 2.7 V	0 to +70°C	10 µA
LH28F008CH-T		-25 to +85°C	20 µA
LH28F008SCH-TL	Readable at 2.7 V	-25 to +85°C	20 µA

## PIN CONNECTIONS

## 40-PIN TSOP (Type I)



## 44-PIN SOP




## TOP VIEW

## NOTE :

Reverse bend available on request.

## 48-BALL CSP



The block diagram illustrates the internal architecture of the 28C256 16 k-BYTE EPROM. The system is organized into several functional blocks and interfaces:

- Addressing and Decoding:** The address bus  $A_0-A_{19}$  is connected to an **INPUT BUFFER**, an **ADDRESS LATCH**, and an **ADDRESS COUNTER**. The **ADDRESS LATCH** and **ADDRESS COUNTER** feed into a **Y DECODER** and an **X DECODER**, respectively. These decoders select one of the **16 64 k-BYTE BLOCKS** within the **Y GATING** array.
- Data Path and Control:** The **Y GATING** array is connected to an **OUTPUT MULTIPLEXER** and a **DATA COMPARATOR**. The **OUTPUT MULTIPLEXER** is also connected to an **IDENTIFIER REGISTER** and a **STATUS REGISTER**. The **DATA COMPARATOR** is connected to a **DATA REGISTER**. The **DATA REGISTER** is connected to a **COMMAND USER INTERFACE** and an **I/O LOGIC** block.
- Input/Output and Buffers:** The **INPUT BUFFER** and **OUTPUT BUFFER** are connected to the **DATA REGISTER** and the **OUTPUT MULTIPLEXER**, respectively. The **INPUT BUFFER** is also connected to the **IDENTIFIER REGISTER** and the **STATUS REGISTER**. The **OUTPUT BUFFER** is connected to the **IDENTIFIER REGISTER** and the **STATUS REGISTER**.
- Control and Status:** The **COMMAND USER INTERFACE** is connected to the **DATA REGISTER** and the **I/O LOGIC** block. The **I/O LOGIC** block is connected to the **DATA REGISTER** and the **STATUS REGISTER**. The **STATUS REGISTER** is connected to the **IDENTIFIER REGISTER** and the **OUTPUT MULTIPLEXER**.
- External Connections:** The **COMMAND USER INTERFACE** is connected to  $V_{CC}$ ,  $CE\#$ ,  $WE\#$ ,  $OE\#$ , and  $RP\#$ . The **I/O LOGIC** block is connected to  $V_{CC}$ ,  $CE\#$ ,  $WE\#$ ,  $OE\#$ , and  $RP\#$ . The **WRITE STATE MACHINE** is connected to  $V_{CC}$ ,  $GND$ , and  $V_{PP}$ . The **PROGRAM/ERASE VOLTAGE SWITCH** is connected to  $V_{CC}$ ,  $GND$ , and  $V_{PP}$ .
- Data Bus:** The **DATA REGISTER** and **OUTPUT MULTIPLEXER** are connected to the **DATA BUS** ( $DQ_0-DQ_7$ ).

## PIN DESCRIPTIONS

SYMBOL	TYPE	NAME AND FUNCTION
A <sub>0</sub> -A <sub>19</sub>	INPUT	<b>ADDRESS INPUTS</b> : Inputs for addresses during read and write operations. Addresses are internally latched during a write cycle.
DQ <sub>0</sub> -DQ <sub>7</sub>	INPUT/ OUTPUT	<b>DATA INPUT/OUTPUTS</b> : Inputs data and commands during CUI write cycles; outputs data during memory array, status register, and identifier code read cycles. Data pins float to high-impedance when the chip is deselected or outputs are disabled. Data is internally latched during a write cycle.
CE#	INPUT	<b>CHIP ENABLE</b> : Activates the device's control logic, input buffers, decoders, and sense amplifiers. CE#-high deselects the device and reduces power consumption to standby levels.
RP#	INPUT	<b>RESET/DEEP POWER-DOWN</b> : Puts the device in deep power-down mode and resets internal automation. RP#-high enables normal operation. When driven low, RP# inhibits write operations which provide data protection during power transitions. Exit from deep power-down sets the device to read array mode. RP# at V <sub>HH</sub> enables setting of the master lock-bit and enables configuration of block lock-bits when the master lock-bit is set. RP# = V <sub>HH</sub> overrides block lock-bits thereby enabling block erase and byte write operations to locked memory blocks. Block erase, byte write, or lock-bit configuration with V <sub>IH</sub> ≤ RP# ≤ V <sub>HH</sub> produce spurious results and should not be attempted.
OE#	INPUT	<b>OUTPUT ENABLE</b> : Gates the device's outputs during a read cycle.
WE#	INPUT	<b>WRITE ENABLE</b> : Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of the WE# pulse.
RY/BY#	OUTPUT	<b>READY/BUSY</b> : Indicates the status of the internal WSM. When low, the WSM is performing an internal operation (block erase, byte write, or lock-bit configuration). RY/BY#-high indicates that the WSM is ready for new commands, block erase is suspended, and byte write is inactive, byte write is suspended, or the device is in deep power-down mode. RY/BY# is always active and does not float when the chip is deselected or data outputs are disabled.
V <sub>PP</sub>	SUPPLY	<b>BLOCK ERASE, BYTE WRITE, LOCK-BIT CONFIGURATION POWER SUPPLY</b> : For erasing array blocks, writing bytes, or configuring lock-bits. With V <sub>PP</sub> ≤ V <sub>PLK</sub> , memory contents cannot be altered. Block erase, byte write, and lock-bit configuration with an invalid V <sub>PP</sub> (see <b>Section 6.2.3 "DC CHARACTERISTICS"</b> ) produce spurious results and should not be attempted.
V <sub>CC</sub>	SUPPLY	<b>DEVICE POWER SUPPLY</b> : Internal detection configures the device for 2.7 V* or 3.3 V operation. To switch from one voltage to another, ramp V <sub>CC</sub> down to GND and then ramp V <sub>CC</sub> to the new voltage. Do not float any power pins. With V <sub>CC</sub> ≤ V <sub>LKO</sub> , all write attempts to the flash memory are inhibited. Device operations at invalid V <sub>CC</sub> voltage (see <b>Section 6.2.3 "DC CHARACTERISTICS"</b> ) produce spurious results and should not be attempted. Block erase, byte write and lock-bit configuration operations with V <sub>CC</sub> < 3.0 V are not supported.
GND	SUPPLY	<b>GROUND</b> : Do not float any ground pins.
NC		<b>NO CONNECT</b> : Lead is not internal connected; recommend to be floated.

\* Applied to L-version products, LH28F008SC-TL and LH28F008SCH-TL.

## 1 INTRODUCTION

This datasheet contains LH28F008SC-T/SCH-T/SC-TL/SCH-TL specifications. Section 1 provides a flash memory overview. Sections 2, 3, 4, and 5 describe the memory organization and functionality. Section 6 covers electrical specifications. LH28F008SC-T/SCH-T/SC-TL/SCH-TL flash memories documentation also includes ordering information which is referenced in Section 7.

### 1.1 New Features

The LH28F008SC-T/SCH-T/SC-TL/SCH-TL Smart 3 flash memories maintain backwards-compatibility with the LH28F008SA. Key enhancements over the LH28F008SA include :

- Smart 3 Technology
- Enhanced Suspend Capabilities
- In-System Block Locking

Both devices share a compatible pinout, status register, and software command set. These similarities enable a clean upgrade from the LH28F008SA to LH28F008SC-T/SCH-T/SC-TL/SCH-TL. When upgrading, it is important to note the following differences :

- Because of new feature support, the two devices have different device codes. This allows for software optimization.
- VPPLK has been lowered from 6.5 V to 1.5 V to support 3.3 V block erase, byte write, and lock-bit configuration operations. Designs that switch VPP off during read operations should make sure that the VPP voltage transitions to GND.
- To take advantage of Smart 3 technology, allow VPP connection to 3.3 V.

### 1.2 Product Overview

The LH28F008SC-T/SCH-T/SC-TL/SCH-TL are high-performance 8 M-bit Smart 3 flash memories organized as 1 M-byte of 8 bits. The 1 M-byte of data is arranged in sixteen 64 k-byte blocks which

are individually erasable, lockable, and unlockable in-system. The memory map is shown in **Fig.1**.

Smart 3 technology provides a choice of VCC and VPP combinations, as shown in **Table 1**, to meet system performance and power expectations. VPP at 3.3 V eliminates the need for a separate 12 V converter, while VPP = 12 V maximizes block erase and byte write performance. In addition to flexible erase and program voltages, the dedicated VPP pin gives complete data protection when  $VPP \leq VPPLK$ .

**Table 1 VCC and VPP Voltage Combinations Offered by Smart 3 Technology**

VCC VOLTAGE	VPP VOLTAGE
2.7 V(NOTE 1, 2)	—
3.3 V	3.3 V, 12 V

#### NOTES :

1. Block erase, byte write and lock-bit configuration operations with VCC < 3.0 V are not supported.
2. Applied to L-version products, LH28F008SC-TL and LH28F008SCH-TL.

Internal VCC and VPP detection circuitry automatically configures the device for optimized read and write operations.

A Command User Interface (CUI) serves as the interface between the system processor and internal operation of the device. A valid command sequence written to the CUI initiates device automation. An internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for block erase, byte write, and lock-bit configuration operations.

A block erase operation erases one of the device's 64 k-byte blocks typically within 1.1 second (3.3 V VCC, 12 V VPP) independent of other blocks. Each block can be independently erased 100 000 times (1.6 million block erases per device). Block erase suspend mode allows system software to suspend block erase to read data from, or write data to any other block.

Writing memory data is performed in byte increments typically within 7.6  $\mu$ s (3.3 V  $V_{CC}$ , 12 V  $V_{PP}$ ). Byte write suspend mode enables the system to read data from, or write data to any other flash memory array location.

Individual block locking uses a combination of bits, sixteen block lock-bits and a master lock-bit, to lock and unlock blocks. Block lock-bits gate block erase and byte write operations, while the master lock-bit gates block lock-bit modification. Lock-bit configuration operations (Set Block Lock-Bit, Set Master Lock-Bit, and Clear Block Lock-Bits commands) set and cleared lock-bits.

The status register indicates when the WSM's block erase, byte write, or lock-bit configuration operation is finished.

The RY/BY# output gives an additional indicator of WSM activity by providing both a hardware signal of status (versus software polling) and status masking (interrupt masking for background block erase, for example). Status polling using RY/BY# minimizes both CPU overhead and system power consumption. When low, RY/BY# indicates that the WSM is performing a block erase, byte write, or lock-bit configuration. RY/BY#-high indicates that the WSM is ready for a new command, block erase is suspended (and byte write is inactive), byte write is suspended, or the device is in deep power-down mode.

The access time is 120 ns or 150 ns ( $t_{AVQV}$ ) at the  $V_{CC}$  supply voltage range of 3.0 to 3.6 V over the temperature range, 0 to +70°C (LH28F008SC-T/SC-TL)/-25 to +85°C (LH28F008SCH-T/SCH-TL). At lower  $V_{CC}$  voltage, the access time is 150 ns\* or 170 ns\* (2.7 to 3.6 V).

The Automatic Power Saving (APS) feature substantially reduces active current when the device is in static mode (addresses not switching). In APS mode, the typical ICCR current is 3 mA at 2.7 V\* and 3.3 V.

When CE# and RP# pins are at  $V_{CC}$ , the Icc CMOS standby mode is enabled. When the RP# pin is at GND, deep power-down mode is enabled which minimizes power consumption and provides write protection during reset. A reset time ( $t_{PHQV}$ ) is required from RP# switching high until outputs are valid. Likewise, the device has a wake time ( $t_{PHEL}$ ) from RP#-high until writes to the CUI are recognized. With RP# at GND, the WSM is reset and the status register is cleared.

\* Applied to L-version products, LH28F008SC-TL and LH28F008SCH-TL.

FFFFF	64 k-Byte Block	15
F0000		
FFFFFF	64 k-Byte Block	14
E0000		
DFFFF	64 k-Byte Block	13
D0000		
CFFFF	64 k-Byte Block	12
C0000		
BFFFF	64 k-Byte Block	11
B0000		
AFFFF	64 k-Byte Block	10
A0000		
9FFFF	64 k-Byte Block	9
90000		
8FFFF	64 k-Byte Block	8
80000		
7FFFF	64 k-Byte Block	7
70000		
6FFFF	64 k-Byte Block	6
60000		
5FFFF	64 k-Byte Block	5
50000		
4FFFF	64 k-Byte Block	4
40000		
3FFFF	64 k-Byte Block	3
30000		
2FFFF	64 k-Byte Block	2
20000		
1FFFF	64 k-Byte Block	1
10000		
0FFFF	64 k-Byte Block	0
00000		

Fig. 1 Memory Map

## 2 PRINCIPLES OF OPERATION

The LH28F008SC-T/SCH-T/SC-TL/SCH-TL Smart 3 flash memories include an on-chip WSM to manage block erase, byte write, and lock-bit configuration functions. It allows for : 100% TTL-level control inputs, fixed power supplies during block erasure, byte write, and lock-bit configuration, and minimal processor overhead with RAM-like interface timings.

After initial device power-up or return from deep power-down mode (see **Table 2 "Bus Operations"**), the device defaults to read array mode. Manipulation of external memory control pins allow array read, standby, and output disable operations.

Status register and identifier codes can be accessed through the CUI independent of the VPP voltage. High voltage on VPP enables successful block erasure, byte writing, and lock-bit configuration. All functions associated with altering memory contents—block erase, byte write, lock-bit configuration, status, and identifier codes—are accessed via the CUI and verified through the status register.

Commands are written using standard micro-processor write timings. The CUI contents serve as input to the WSM, which controls the block erase, byte write, and lock-bit configuration. The internal algorithms are regulated by the WSM, including pulse repetition, internal verification, and margining of data. Addresses and data are internally latched during write cycles. Writing the appropriate command outputs array data, accesses the identifier codes, or outputs status register data.

Interface software that initiates and polls progress of block erase, byte write, and lock-bit configuration can be stored in any block. This code is copied to and executed from system RAM during flash memory updates. After successful completion, reads are again possible via the Read Array

command. Block erase suspend allows system software to suspend a block erase to read/write data from/to blocks other than that which is suspended. Byte write suspend allows system software to suspend a byte write to read data from any other flash memory array location.

### 2.1 Data Protection

Depending on the application, the system designer may choose to make the VPP power supply switchable (available only when memory block erases, byte writes, or lock-bit configurations are required) or hardwired to VPPH1/2. The device accommodates either design practice and encourages optimization of the processor-memory interface.

When  $VPP \leq VPPLK$ , memory contents cannot be altered. The CUI, with two-step block erase, byte write, or lock-bit configuration command sequences, provides protection from unwanted operations even when high voltage is applied to VPP. All write functions are disabled when VCC is below the write lockout voltage VLKO or when RP# is at VIL. The device's block locking capability provides additional protection from inadvertent code or data alteration by gating erase and byte write operations.

## 3 BUS OPERATION

The local CPU reads and writes flash memory in-system. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

### 3.1 Read

Information can be read from any block, identifier codes, or status register independent of the VPP voltage. RP# can be at either VIH or VHH.

The first task is to write the appropriate read mode command (Read Array, Read Identifier Codes, or Read Status Register) to the CUI. Upon initial device power-up or after exit from deep power-

down mode, the device automatically resets to read array mode. Four control pins dictate the data flow in and out of the component : CE#, OE#, WE#, and RP#. CE# and OE# must be driven active to obtain data at the outputs. CE# is the device selection control, and when active enables the selected memory device. OE# is the data output (DQ0-DQ7) control and when active drives the selected memory data onto the I/O bus. WE# must be at V<sub>IH</sub> and RP# must be at V<sub>IH</sub> or V<sub>HH</sub>. **Fig. 12** illustrates a read cycle.

### 3.2 Output Disable

With OE# at a logic-high level (V<sub>IH</sub>), the device outputs are disabled. Output pins DQ0-DQ7 are placed in a high-impedance state.

### 3.3 Standby

CE# at a logic-high level (V<sub>IH</sub>) places the device in standby mode which substantially reduces device power consumption. DQ0-DQ7 outputs are placed in a high-impedance state independent of OE#. If deselected during block erase, byte write, or lock-bit configuration, the device continues functioning, and consuming active power until the operation completes.

### 3.4 Deep Power-Down

RP# at V<sub>IL</sub> initiates the deep power-down mode.

In read modes, RP#-low deselects the memory, places output drivers in a high-impedance state and turns off all internal circuits. RP# must be held low for a minimum of 100 ns. Time t<sub>PHQV</sub> is required after return from power-down until initial memory access outputs are valid. After this wake-up interval, normal operation is restored. The CUI is reset to read array mode and status register is set to 80H.

During block erase, byte write, or lock-bit configuration modes, RP#-low will abort the operation. RY/BY# remains low until the reset operation is complete. Memory contents being altered are no longer valid; the data may be partially erased or written. Time t<sub>PHWL</sub> is required after RP# goes to logic-high (V<sub>IH</sub>) before another command can be written.

As with any automated device, it is important to assert RP# during system reset. When the system comes out of reset, it expects to read from the flash memory. Automated flash memories provide status information when accessed during block erase, byte write, or lock-bit configuration modes. If a CPU reset occurs with no flash memory reset, proper CPU initialization may not occur because the flash memory may be providing status information instead of array data. SHARP's flash memories allow proper CPU initialization following a system reset through the use of the RP# input. In this application, RP# is controlled by the same RESET# signal that resets the system CPU.



3.5 Read Identifier Codes Operation

The read identifier codes operation outputs the manufacture code, device code, block lock configuration codes for each block, and the master lock configuration code (see Fig. 2). Using the manufacture and device codes, the system CPU can automatically match the device with its proper algorithms. The block lock and master lock configuration codes identify locked and unlocked blocks and master lock-bit setting.




Fig. 2 Device Identifier Code Memory Map

3.6 Write

Writing commands to the CUI enable reading of device data and identifier codes. They also control inspection and clearing of the status register. When VPP = VPPH1/2, the CUI additionally controls block erasure, byte write, and lock-bit configuration.

The Block Erase command requires appropriate command data and an address within the block to be erased. The Byte Write command requires the command and address of the location to be written. Set Master and Block Lock-Bit commands require the command and address within the device (Master Lock) or block within the device (Block Lock) to be locked. The Clear Block Lock-Bits command requires the command and address within the device.

The CUI does not occupy an addressable memory location. It is written when WE# and CE# are active. The address and data needed to execute a command are latched on the rising edge of WE# or CE# (whichever goes high first). Standard microprocessor write timings are used. Fig. 13 and Fig. 14 illustrate WE# and CE#-controlled write operations.

4 COMMAND DEFINITIONS

When the VPP voltage ≤ VPPLK, read operations from the status register, identifier codes, or blocks are enabled. Placing VPPH1/2 on VPP enables successful block erase, byte write and lock-bit configuration operations.

Device operations are selected by writing specific commands into the CUI. Table 3 defines these commands.

Table 2 Bus Operations

MODE	NOTE	RP#	CE#	OE#	WE#	ADDRESS	V <sub>PP</sub>	DQ <sub>0-7</sub>	RY/BY#
Read	1, 2, 3, 8	V <sub>IH</sub> or V <sub>HH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	X	D <sub>OUT</sub>	X
Output Disable	3	V <sub>IH</sub> or V <sub>HH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	X	X	High Z	X
Standby	3	V <sub>IH</sub> or V <sub>HH</sub>	V <sub>IH</sub>	X	X	X	X	High Z	X
Deep Power-Down	4	V <sub>IL</sub>	X	X	X	X	X	High Z	V <sub>OH</sub>
Read Identifier Codes	8	V <sub>IH</sub> or V <sub>HH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Fig. 2	X	(NOTE 5)	V <sub>OH</sub>
Write	3, 6, 7, 8	V <sub>IH</sub> or V <sub>HH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	X	X	D <sub>IN</sub>	X

**NOTES :**

1. Refer to **Section 6.2.3 "DC CHARACTERISTICS"**. When  $V_{PP} \leq V_{PPLK}$ , memory contents can be read, but not altered.
2. X can be V<sub>IL</sub> or V<sub>IH</sub> for control pins and addresses, and V<sub>PPLK</sub> or V<sub>PPH1/2</sub> for V<sub>PP</sub>. See **Section 6.2.3 "DC CHARACTERISTICS"** for V<sub>PPLK</sub> and V<sub>PPH1/2</sub> voltages.
3. RY/BY# is V<sub>OL</sub> when the WSM is executing internal block erase, byte write, or lock-bit configuration algorithms. It is V<sub>OH</sub> during when the WSM is not busy, in block erase suspend mode (with byte write inactive), byte write suspend mode, or deep power-down mode.
4. RP# at GND±0.2 V ensures the lowest deep power-down current.
5. See **Section 4.2** for read identifier code data.
6. Command writes involving block erase, byte write, or lock-bit configuration are reliably executed when  $V_{PP} = V_{PPH1/2}$  and  $V_{CC} = V_{CC2}$ . Block erase, byte write, or lock-bit configuration with  $V_{CC} < 3.0\text{ V}$  or  $V_{IH} < RP\# < V_{HH}$  produce spurious results and should not be attempted.
7. Refer to **Table 3** for valid D<sub>IN</sub> during a write operation.
8. Don't use the timing both OE# and WE# are V<sub>IL</sub>.

Table 3 Command Definitions (NOTE 9)

COMMAND	BUS CYCLES REQ'D.	NOTE	FIRST BUS CYCLE			SECOND BUS CYCLE		
			Oper (NOTE 1)	Addr (NOTE 2)	Data (NOTE 3)	Oper (NOTE 1)	Addr (NOTE 2)	Data (NOTE 3)
Read Array/Reset	1		Write	X	FFH			
Read Identifier Codes	≥ 2	4	Write	X	90H	Read	IA	ID
Read Status Register	2		Write	X	70H	Read	X	SRD
Clear Status Register	1		Write	X	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Byte Write	2	5, 6	Write	WA	40H or 10H	Write	WA	WD
Block Erase and Byte Write Suspend	1	5	Write	X	B0H			
Block Erase and Byte Write Resume	1	5	Write	X	D0H			
Set Block Lock-Bit	2	7	Write	BA	60H	Write	BA	01H
Set Master Lock-Bit	2	7	Write	X	60H	Write	X	F1H
Clear Block Lock-Bits	2	8	Write	X	60H	Write	X	D0H

**NOTES :**

- Bus operations are defined in **Table 2**.
- X = Any valid address within the device.  
IA = Identifier code address : see **Fig. 2**.  
BA = Address within the block being erased or locked.  
WA = Address of memory location to be written.
- SRD = Data read from status register. See **Table 6** for a description of the status register bits.  
WD = Data to be written at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first).  
ID = Data read from identifier codes.
- Following the Read Identifier Codes command, read operations access manufacture, device, block lock, and master lock codes. See **Section 4.2** for read identifier code data.
- If the block is locked, RP# must be at V<sub>HH</sub> to enable block erase or byte write operations. Attempts to issue a block erase or byte write to a locked block while RP# is V<sub>IH</sub>.
- Either 40H or 10H is recognized by the WSM as the byte write setup.
- If the master lock-bit is set, RP# must be at V<sub>HH</sub> to set a block lock-bit. RP# must be at V<sub>HH</sub> to set the master lock-bit. If the master lock-bit is not set, a block lock-bit can be set while RP# is V<sub>IH</sub>.
- If the master lock-bit is set, RP# must be at V<sub>HH</sub> to clear block lock-bits. The clear block lock-bits operation simultaneously clears all block lock-bits. If the master lock-bit is not set, the Clear Block Lock-Bits command can be done while RP# is V<sub>IH</sub>.
- Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

## 4.1 Read Array Command

Upon initial device power-up and after exit from deep power-down mode, the device defaults to read array mode. This operation is also initiated by writing the Read Array command. The device remains enabled for reads until another command is written. Once the internal WSM has started a block erase, byte write or lock-bit configuration, the device will not recognize the Read Array command until the WSM completes its operation unless the WSM is suspended via an Erase Suspend or Byte Write Suspend command. The Read Array command functions independently of the VPP voltage and RP# can be V<sub>IH</sub> or V<sub>HH</sub>.

## 4.2 Read Identifier Codes Command

The identifier code operation is initiated by writing the Read Identifier Codes command. Following the command write, read cycles from addresses shown in **Fig. 2** retrieve the manufacture, device, block lock configuration and master lock configuration codes (see **Table 4** for identifier code values). To terminate the operation, write another valid command. Like the Read Array command, the Read Identifier Codes command functions independently of the VPP voltage and RP# can be V<sub>IH</sub> or V<sub>HH</sub>. Following the Read Identifier Codes command, the following information can be read :

**Table 4 Identifier Codes**

CODE	ADDRESS	DATA
Manufacture Code	00000H	89
Device Code	00001H	A6
Block Lock Configuration	X0002H (NOTE 1)	
•Block is Unlocked		DQ <sub>0</sub> = 0
•Block is Locked		DQ <sub>0</sub> = 1
•Reserved for Future Use		DQ <sub>1-7</sub>
Master Lock Configuration	00003H	
•Device is Unlocked		DQ <sub>0</sub> = 0
•Device is Locked		DQ <sub>0</sub> = 1
•Reserved for Future Use		DQ <sub>1-7</sub>

### NOTE :

1. X selects the specific block lock configuration code to be read. See **Fig. 2** for the device identifier code memory map.

## 4.3 Read Status Register Command

The status register may be read to determine when a block erase, byte write, or lock-bit configuration is complete and whether the operation completed successfully. It may be read at any time by writing the Read Status Register command. After writing this command, all subsequent read operations output data from the status register until another valid command is written. The status register contents are latched on the falling edge of OE# or CE#, whichever occurs. OE# or CE# must toggle to V<sub>IH</sub> before further reads to update the status register latch. The Read Status Register command functions independently of the VPP voltage. RP# can be V<sub>IH</sub> or V<sub>HH</sub>.

## 4.4 Clear Status Register Command

Status register bits SR.5, SR.4, SR.3, and SR.1 are set to "1" s by the WSM and can only be reset by the Clear Status Register command. These bits indicate various failure conditions (see **Table 6**). By allowing system software to reset these bits, several operations (such as cumulatively erasing or locking multiple blocks or writing several bytes in sequence) may be performed. The status register may be polled to determine if an error occurred during the sequence.

To clear the status register, the Clear Status Register command (50H) is written. It functions independently of the applied VPP voltage. RP# can be V<sub>IH</sub> or V<sub>HH</sub>. This command is not functional during block erase or byte write suspend modes.

## 4.5 Block Erase Command

Erase is executed one block at a time and initiated by a two-cycle command. A block erase setup is first written, followed by a block erase confirm. This command sequence requires appropriate sequencing and an address within the block to be erased (erase changes all block data to FFH). Block preconditioning, erase, and verify are handled internally by the WSM (invisible to the system). After the two-cycle block erase sequence is written,

the device automatically outputs status register data when read (see **Fig. 3**). The CPU can detect block erase completion by analyzing the output data of the RY/BY# pin or status register bit SR.7.

When the block erase is complete, status register bit SR.5 should be checked. If a block erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Block Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable block erasure can only occur when  $V_{CC} = V_{CC2}$  and  $V_{PP} = V_{PPH1/2}$ . In the absence of this high voltage, block contents are protected against erasure. If block erase is attempted while  $V_{PP} \leq V_{PPLK}$ , SR.3 and SR.5 will be set to "1". Successful block erase requires that the corresponding block lock-bit be cleared or, if set, that  $RP\# = V_{HH}$ . If block erase is attempted when the corresponding block lock-bit is set and  $RP\# = V_{IH}$ , SR.1 and SR.5 will be set to "1". Block erase operations with  $V_{IH} < RP\# < V_{HH}$  produce spurious results and should not be attempted.

## 4.6 Byte Write Command

Byte write is executed by a two-cycle command sequence. Byte write setup (standard 40H or alternate 10H) is written, followed by a second write that specifies the address and data (latched on the rising edge of WE#). The WSM then takes over, controlling the byte write and write verify algorithms internally. After the byte write sequence is written, the device automatically outputs status register data when read (see **Fig. 4**). The CPU can detect the completion of the byte write event by analyzing the RY/BY# pin or status register bit SR.7.

When byte write is complete, status register bit SR.4 should be checked. If byte write error is detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully write to "0"s. The CUI remains in read status register mode until it receives another command.

Reliable byte writes can only occur when  $V_{CC} = V_{CC2}$  and  $V_{PP} = V_{PPH1/2}$ . In the absence of this high voltage, memory contents are protected against byte writes. If byte write is attempted while  $V_{PP} \leq V_{PPLK}$ , status register bits SR.3 and SR.4 will be set to "1". Successful byte write requires that the corresponding block lock-bit be cleared or, if set, that  $RP\# = V_{HH}$ . If byte write is attempted when the corresponding block lock-bit is set and  $RP\# = V_{IH}$ , SR.1 and SR.4 will be set to "1". Byte write operations with  $V_{IH} < RP\# < V_{HH}$  produce spurious results and should not be attempted.

## 4.7 Block Erase Suspend Command

The Block Erase Suspend command allows block erase interruption to read or byte write data in another block of memory. Once the block erase process starts, writing the Block Erase Suspend command requests that the WSM suspend the block erase sequence at a predetermined point in the algorithm. The device outputs status register data when read after the Block Erase Suspend command is written. Polling status register bits SR.7 and SR.6 can determine when the block erase operation has been suspended (both will be set to "1"). RY/BY# will also transition to  $V_{OH}$ . Specification  $t_{WHRH2}$  defines the block erase suspend latency.

At this point, a Read Array command can be written to read data from blocks other than that which is suspended. A Byte Write command sequence can also be issued during erase suspend to program data in other blocks. Using the Byte

Write Suspend command (see **Section 4.8**), a byte write operation can also be suspended. During a byte write operation with block erase suspended, status register bit SR.7 will return to "0" and the RY/BY# output will transition to VOL. However, SR.6 will remain "1" to indicate block erase suspend status.

The only other valid commands while block erase is suspended are Read Status Register and Block Erase Resume. After a Block Erase Resume command is written to the flash memory, the WSM will continue the block erase process. Status register bits SR.6 and SR.7 will automatically clear and RY/BY# will return to VOL. After the Erase Resume command is written, the device automatically outputs status register data when read (see **Fig. 5**). VPP must remain at VPPH1/2 (the same VPP level used for block erase) while block erase is suspended. RP# must also remain at VIH or VHH (the same RP# level used for block erase). Block erase cannot resume until byte write operations initiated during block erase suspend have completed.

#### 4.8 Byte Write Suspend Command

The Byte Write Suspend command allows byte write interruption to read data in other flash memory locations. Once the byte write process starts, writing the Byte Write Suspend command requests that the WSM suspend the byte write sequence at a predetermined point in the algorithm. The device continues to output status register data when read after the Byte Write Suspend command is written. Polling status register bits SR.7 and SR.2 can determine when the byte write operation has been suspended (both will be set to "1"). RY/BY# will also transition to VOH. Specification tWHRH1 defines the byte write suspend latency.

At this point, a Read Array command can be written to read data from locations other than that which is suspended. The only other valid

commands while byte write is suspended are Read Status Register and Byte Write Resume. After Byte Write Resume command is written to the flash memory, the WSM will continue the byte write process. Status register bits SR.2 and SR.7 will automatically clear and RY/BY# will return to VOL. After the Byte Write Resume command is written, the device automatically outputs status register data when read (see **Fig. 6**). VPP must remain at VPPH1/2 (the same VPP level used for byte write) while in byte write suspend mode. RP# must also remain at VIH or VHH (the same RP# level used for byte write).

#### 4.9 Set Block and Master Lock-Bit Commands

A flexible block locking and unlocking scheme is enabled via a combination of block lock-bits and a master lock-bit. The block lock-bits gate program and erase operations while the master lock-bit gates block-lock bit modification. With the master lock-bit not set, individual block lock-bits can be set using the Set Block Lock-Bit command. The Set Master Lock-Bit command, in conjunction with RP# = VHH, sets the master lock-bit. After the master lock-bit is set, subsequent setting of block lock-bits requires both the Set Block Lock-Bit command and VHH on the RP# pin. See **Table 5** for a summary of hardware and software write protection options.

Set block lock-bit and master lock-bit are executed by a two-cycle command sequence. The set block or master lock-bit setup along with appropriate block or device address is written followed by either the set block lock-bit confirm (and an address within the block to be locked) or the set master lock-bit confirm (and any device address). The WSM then controls the set lock-bit algorithm. After the sequence is written, the device automatically outputs status register data when read (see **Fig. 7**). The CPU can detect the completion of the set lock-bit event by analyzing the RY/BY# pin output or status register bit SR.7.

When the set lock-bit operation is complete, status register bit SR.4 should be checked. If an error is detected, the status register should be cleared. The CUI will remain in read status register mode until a new command is issued.

This two-step sequence of set-up followed by execution ensures that lock-bits are not accidentally set. An invalid Set Block or Master Lock-Bit command will result in status register bits SR.4 and SR.5 being set to "1". Also, reliable operations occur only when  $V_{CC} = V_{CC2}$  and  $V_{PP} = V_{PPH1/2}$ . In the absence of this high voltage, lock-bit contents are protected against alteration.

A successful set block lock-bit operation requires that the master lock-bit be cleared or, if the master lock-bit is set, that  $RP\# = V_{HH}$ . If it is attempted with the master lock-bit set and  $RP\# = V_{IH}$ , SR.1 and SR.4 will be set to "1" and the operation will fail. Set block lock-bit operations while  $V_{IH} < RP\# < V_{HH}$  produce spurious results and should not be attempted. A successful set master lock-bit operation requires that  $RP\# = V_{HH}$ . If it is attempted with  $RP\# = V_{IH}$ , SR.1 and SR.4 will be set to "1" and the operation will fail. Set master lock-bit operations with  $V_{IH} < RP\# < V_{HH}$  produce spurious results and should not be attempted.

#### 4.10 Clear Block Lock-Bits Command

All set block lock-bits are cleared in parallel via the Clear Block Lock-Bits command. With the master lock-bit not set, block lock-bits can be cleared using only the Clear Block Lock-Bits command. If the master lock-bit is set, clearing block lock-bits requires both the Clear Block Lock-Bits command and  $V_{HH}$  on the  $RP\#$  pin. See **Table 5** for a summary of hardware and software write protection options.

Clear block lock-bits operation is executed by a two-cycle command sequence. A clear block lock-bits setup is first written. After the command is

written, the device automatically outputs status register data when read (see **Fig. 8**). The CPU can detect completion of the clear block lock-bits event by analyzing the  $RY/BY\#$  pin output or status register bit SR.7.

When the operation is complete, status register bit SR.5 should be checked. If a clear block lock-bits error is detected, the status register should be cleared. The CUI will remain in read status register mode until another command is issued.

This two-step sequence of set-up followed by execution ensures that block lock-bits are not accidentally cleared. An invalid Clear Block Lock-Bits command sequence will result in status register bits SR.4 and SR.5 being set to "1". Also, a reliable clear block lock-bits operation can only occur when  $V_{CC} = V_{CC2}$  and  $V_{PP} = V_{PPH1/2}$ . If a clear block lock-bits operation is attempted while  $V_{PP} \leq V_{PPLK}$ , SR.3 and SR.5 will be set to "1". In the absence of this high voltage, the block lock-bit contents are protected against alteration. A successful clear block lock-bits operation requires that the master lock-bit is not set or, if the master lock-bit is set, that  $RP\# = V_{HH}$ . If it is attempted with the master lock-bit set and  $RP\# = V_{IH}$ , SR.1 and SR.5 will be set to "1" and the operation will fail. A clear block lock-bits operation with  $V_{IH} < RP\# < V_{HH}$  produce spurious results and should not be attempted.

If a clear block lock-bits operation is aborted due to  $V_{PP}$  or  $V_{CC}$  transition out of valid range or  $RP\#$  active transition, block lock-bit values are left in an undetermined state. A repeat of clear block lock-bits is required to initialize block lock-bit contents to known values. Once the master lock-bit is set, it cannot be cleared.

Table 5 Write Protection Alternatives


OPERATION	MASTER LOCK-BIT	BLOCK LOCK-BIT	RP#	EFFECT
Block Erase or Byte Write	X	0	V <sub>IH</sub> or V <sub>HH</sub>	Block Erase and Byte Write Enabled
		1	V <sub>IH</sub>	Block is Locked. Block Erase and Byte Write Disabled
			V <sub>HH</sub>	Block Lock-Bit Override. Block Erase and Byte Write Enabled
Set Block Lock-Bit	0	X	V <sub>IH</sub> or V <sub>HH</sub>	Set Block Lock-Bit Enabled
	1	X	V <sub>IH</sub>	Master Lock-Bit is Set. Set Block Lock-Bit Disabled
			V <sub>HH</sub>	Master Lock-Bit Override. Set Block Lock-Bit Enabled
Set Master Lock-Bit	X	X	V <sub>IH</sub>	Set Master Lock-Bit Disabled
			V <sub>HH</sub>	Set Master Lock-Bit Enabled
Clear Block Lock-Bits	0	X	V <sub>IH</sub> or V <sub>HH</sub>	Clear Block Lock-Bits Enabled
	1	X	V <sub>IH</sub>	Master Lock-Bit is Set. Clear Block Lock-Bits Disabled
			V <sub>HH</sub>	Master Lock-Bit Override. Clear Block Lock-Bits Enabled

Table 6 Status Register Definition

WSMS	ESS	ECLBS	BWSLBS	VPPS	BWSS	DPS	R
7	6	5	4	3	2	1	0


<p>SR.7 = WRITE STATE MACHINE STATUS (WSMS)  1 = Ready  0 = Busy</p> <p>SR.6 = ERASE SUSPEND STATUS (ESS)  1 = Block Erase Suspended  0 = Block Erase in Progress/Completed</p> <p>SR.5 = ERASE AND CLEAR LOCK-BITS STATUS (ECLBS)  1 = Error in Block Erase or Clear Lock-Bits  0 = Successful Block Erase or Clear Lock-Bits</p> <p>SR.4 = BYTE WRITE AND SET LOCK-BIT STATUS (BWSLBS)  1 = Error in Byte Write or Set Master/Block Lock-Bit  0 = Successful Byte Write or Set Master/Block Lock-Bit</p> <p>SR.3 = VPP STATUS (VPPS)  1 = VPP Low Detect, Operation Abort  0 = VPP OK</p> <p>SR.2 = BYTE WRITE SUSPEND STATUS (BWSS)  1 = Byte Write Suspended  0 = Byte Write in Progress/Completed</p> <p>SR.1 = DEVICE PROTECT STATUS (DPS)  1 = Master Lock-Bit, Block Lock-Bit and/or RP# Lock Detected, Operation Abort  0 = Unlock</p> <p>SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)</p>	<p><b>NOTES :</b></p> <p>Check RY/BY# or SR.7 to determine block erase, byte write, or lock-bit configuration completion.  SR.6-0 are invalid while SR.7 = "0".</p> <p>If both SR.5 and SR.4 are "1"s after a block erase or lock-bit configuration attempt, an improper command sequence was entered.</p> <p>SR.3 does not provide a continuous indication of VPP level. The WSM interrogates and indicates the VPP level only after Block Erase, Byte Write, Set Block/Master Lock-Bit, or Clear Block Lock-Bits command sequences.  SR.3 is not guaranteed to reports accurate feedback only when <math>VPP \neq VPPH1/2</math>.</p> <p>SR.1 does not provide a continuous indication of master and block lock-bit values. The WSM interrogates the master lock-bit, block lock-bit, and RP# only after Block Erase, Byte Write, or Lock-Bit configuration command sequences. It informs the system, depending on the attempted operation, if the block lock-bit is set, master lock-bit is set, and/or RP# is not V<sub>HH</sub>. Reading the block lock and master lock configuration codes after writing the Read Identifier Codes command indicates master and block lock-bit status.</p> <p>SR.0 is reserved for future use and should be masked out when polling the status register.</p>
--	--






BUS OPERATION	COMMAND	COMMENTS
Write	Erase Setup	Data = 20H Addr = Within Block to be Erased
Write	Erase Confirm	Data = D0H Addr = Within Block to be Erased
Read		Status Register Data
Standby		Check SR.7 1 = WSM Ready 0 = WSM Busy
Repeat for subsequent block erasures.		
Full status check can be done after each block erase or after a sequence of block erasures.		
Write FFH after the last block erase operation to place device in read array mode.		

#### FULL STATUS CHECK PROCEDURE




BUS OPERATION	COMMAND	COMMENTS
Standby		Check SR.3 1 = VPP Error Detect
Standby		Check SR.1 1 = Device Protect Detect RP# = VIH, Block Lock-Bit is Set Only required for systems implementing lock-bit configuration
Standby		Check SR.4, 5 Both 1 = Command Sequence Error
Standby		Check SR.5 1 = Block Erase Error
SR.5, SR.4, SR.3 and SR.1 are only cleared by the Clear Status Register command in cases where multiple blocks are erased before full status is checked.		
If error is detected, clear the status register before attempting retry or other error recovery.		

Fig. 3 Automated Block Erase Flowchart




BUS OPERATION	COMMAND	COMMENTS
Write	Setup Byte Write	Data = 40H Addr = Location to be Written
Write	Byte Write	Data = Data to be Written Addr = Location to be Written
Read		Status Register Data
Standby		Check SR.7 1 = WSM Ready 0 = WSM Busy
Repeat for subsequent byte writes. SR full status check can be done after each byte write or after a sequence of byte writes. Write FFH after the last byte write operation to place device in read array mode.		

#### FULL STATUS CHECK PROCEDURE



BUS OPERATION	COMMAND	COMMENTS
Standby		Check SR.3 1 = VPP Error Detect
Standby		Check SR.1 1 = Device Protect Detect RP# = VIH, Block Lock-Bit is Set Only required for systems implementing lock-bit configuration
Standby		Check SR.4 1 = Data Write Error
SR.4, SR.3 and SR.1 are only cleared by the Clear Status Register command in cases where multiple locations are written before full status is checked. If error is detected, clear the status register before attempting retry or other error recovery.		

Fig. 4 Automated Byte Write Flowchart



**Fig. 5 Block Erase Suspend/Resume Flowchart**






Fig. 6 Byte Write Suspend/Resume Flowchart




BUS OPERATION	COMMAND	COMMENTS
Write	Set Block/Master Lock-Bit Setup	Data = 60H Addr = Block Address (Block), Device Address (Master)
Write	Set Block or Master Lock-Bit Confirm	Data = 01H (Block), F1H (Master) Addr = Block Address (Block), Device Address (Master)
Read		Status Register Data
Standby		Check SR.7 1 = WSM Ready 0 = WSM Busy
Repeat for subsequent lock-bit set operations.		
Full status check can be done after each lock-bit set operation or after a sequence of lock-bit set operations.		
Write FFH after the last lock-bit set operation to place device in read array mode.		

#### FULL STATUS CHECK PROCEDURE




BUS OPERATION	COMMAND	COMMENTS
Standby		Check SR.3 1 = VPP Error Detect
Standby		Check SR.1 1 = Device Protect Detect RP# = VIH (Set Master Lock-Bit Operation) RP# = VIH, Master Lock-Bit is Set (Set Block Lock-Bit Operation)
Standby		Check SR.4, 5 Both 1 = Command Sequence Error
Standby		Check SR.4 1 = Set Lock-Bit Error
SR.5, SR.4, SR.3 and SR.1 are only cleared by the Clear Status Register command in cases where multiple lock-bits are set before full status is checked.		
If error is detected, clear the status register before attempting retry or other error recovery.		

Fig. 7 Set Block and Master Lock-Bit Flowchart



BUS OPERATION	COMMAND	COMMENTS
Write	Clear Block Lock-Bits Setup	Data = 60H Addr = X
Write	Clear Block Lock-Bits Confirm	Data = D0H Addr = X
Read		Status Register Data
Standby		Check SR.7 1 = WSM Ready 0 = WSM Busy
Write FFH after the last clear block lock-bits operation to place device in read array mode.		

#### FULL STATUS CHECK PROCEDURE



BUS OPERATION	COMMAND	COMMENTS
Standby		Check SR.3 1 = VPP Error Detect
Standby		Check SR.1 1 = Device Protect Detect RP# = VIH, Master Lock-Bit is Set
Standby		Check SR.4, 5 Both 1 = Command Sequence Error
Standby		Check SR.5 1 = Clear Block Lock-Bits Error
SR.5, SR.4, SR.3 and SR.1 are only cleared by the Clear Status Register command. If error is detected, clear the status register before attempting retry or other error recovery.		

Fig. 8 Clear Block Lock-Bits Flowchart

## 5 DESIGN CONSIDERATIONS

### 5.1 Three-Line Output Control

The device will often be used in large memory arrays. SHARP provides three control inputs to accommodate multiple memory connections. Three-line control provides for :

- a. Lowest possible memory power consumption.
- b. Complete assurance that data bus contention will not occur.

To use these control inputs efficiently, an address decoder should enable CE# while OE# should be connected to all memory devices and the system's READ# control line. This assures that only selected memory devices have active outputs while deselected memory devices are in standby mode. RP# should be connected to the system POWERGOOD signal to prevent unintended writes during system power transitions. POWERGOOD should also toggle during system reset.

### 5.2 RY/BY# and Block Erase, Byte Write, and Lock-Bit Configuration Polling

RY/BY# is a full CMOS output that provides a hardware method of detecting block erase, byte write and lock-bit configuration completion. It transitions low after block erase, byte write, or lock-bit configuration commands and returns to V<sub>OH</sub> when the WSM has finished executing the internal algorithm.

RY/BY# can be connected to an interrupt input of the system CPU or controller. It is active at all times. RY/BY# is also V<sub>OH</sub> when the device is in block erase suspend (with byte write inactive), byte write suspend or deep power-down modes.

### 5.3 Power Supply Decoupling

Flash memory power switching characteristics require careful device decoupling. System designers are interested in three supply current

issues; standby current levels, active current levels and transient peaks produced by falling and rising edges of CE# and OE#. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1  $\mu$ F ceramic capacitor connected between its V<sub>CC</sub> and GND and between its V<sub>PP</sub> and GND. These high-frequency, low inductance capacitors should be placed as close as possible to package leads. Additionally, for every eight devices, a 4.7  $\mu$ F electrolytic capacitor should be placed at the array's power supply connection between V<sub>CC</sub> and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductance.

### 5.4 VPP Trace on Printed Circuit Boards

Updating flash memories that reside in the target system requires that the printed circuit board designers pay attention to the V<sub>PP</sub> power supply trace. The V<sub>PP</sub> pin supplies the memory cell current for byte writing and block erasing. Use similar trace widths and layout considerations given to the V<sub>CC</sub> power bus. Adequate V<sub>PP</sub> supply traces and decoupling will decrease V<sub>PP</sub> voltage spikes and overshoots.

### 5.5 VCC, VPP, RP# Transitions

Block erase, byte write and lock-bit configuration are not guaranteed if V<sub>PP</sub> falls outside of a valid V<sub>PPH1/2</sub> range, V<sub>CC</sub> falls outside of a valid V<sub>CC2</sub> range, or RP#  $\neq$  V<sub>IH</sub> or V<sub>HH</sub>. If V<sub>PP</sub> error is detected, status register bit SR.3 is set to "1" along with SR.4 or SR.5, depending on the attempted operation. If RP# transitions to V<sub>IL</sub> during block erase, byte write, or lock-bit configuration, RY/BY# will remain low until the reset operation is complete. Then, the operation will abort and the device will enter deep power-down. The aborted operation may leave data partially altered. Therefore, the command sequence must be repeated after normal

operation is restored. Device power-off or RP# transitions to VIL clear the status register.

The CUI latches commands issued by system software and is not altered by VPP or CE# transitions or WSM actions. Its state is read array mode upon power-up, after exit from deep power-down or after VCC transitions below VLKO.

After block erase, byte write, or lock-bit configuration, even after VPP transitions down to VPPLK, the CUI must be placed in read array mode via the Read Array command if subsequent access to the memory array is desired.

## 5.6 Power-Up/Down Protection

The device is designed to offer protection against accidental block erasure, byte writing, or lock-bit configuration during power transitions. Upon power-up, the device is indifferent as to which power supply (VPP or VCC) powers-up first. Internal circuitry resets the CUI to read array mode at power-up.

A system designer must guard against spurious writes for VCC voltages above VLKO when VPP is active. Since both WE# and CE# must be low for a command write, driving either to VIH will inhibit writes. The CUI's two-step command sequence architecture provides added level of protection against data alteration.

In-system block lock and unlock capability prevents inadvertent data alteration. The device is disabled while RP# = VIL regardless of its control inputs state.

## 5.7 Power Consumption

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash memory's nonvolatility increases usable battery life because data is retained when system power is removed.

In addition, deep power-down mode ensures extremely low power consumption even when system power is applied. For example, portable computing products and other power sensitive applications that use an array of devices for solid-state storage can consume negligible power by lowering RP# to VIL standby or sleep modes. If access is again needed, the devices can be read following the tPHQV and tPHWL wake-up cycles required after RP# is first raised to VIH. See **Section 6.2.4 through 6.2.6 "AC CHARACTERISTICS - READ-ONLY and WRITE OPERATIONS"** and **Fig. 12, Fig. 13 and Fig. 14** for more information.



## 6 ELECTRICAL SPECIFICATIONS

### 6.1 Absolute Maximum Ratings\*

Operating Temperature

- LH28F008SC-T/SC-TL

During Read, Block Erase, Byte Write  
and Lock-Bit Configuration ..... 0 to +70°C (NOTE 1)  
Temperature under Bias ..... -10 to +80°C

- LH28F008SCH-T/SCH-TL

During Read, Block Erase, Byte Write  
and Lock-Bit Configuration .... -25 to +85°C (NOTE 2)  
Temperature under Bias ..... -25 to +85°C

Storage Temperature ..... -65 to +125°C

Voltage On Any Pin

(except V<sub>CC</sub>, V<sub>PP</sub>, and RP#) .... -2.0 to +7.0 V (NOTE 3)

V<sub>CC</sub> Supply Voltage ..... -2.0 to +7.0 V (NOTE 3)

V<sub>PP</sub> Update Voltage during

Block Erase, Byte Write and  
Lock-Bit Configuration .. -2.0 to +14.0 V (NOTE 3, 4)

RP# Voltage with Respect to

GND during Lock-Bit  
Configuration Operations .. -2.0 to +14.0 V (NOTE 3, 4)

Output Short Circuit Current ..... 100 mA (NOTE 5)

**NOTICE** : The specifications are subject to change without notice. Verify with your local SHARP sales office that you have the latest datasheet before finalizing a design.

*\*WARNING : Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

#### NOTES :

1. Operating temperature is for commercial product defined by this specification.
2. Operating temperature is for extended temperature product defined by this specification.
3. All specified voltages are with respect to GND. Minimum DC voltage is -0.5 V on input/output pins and -0.2 V on V<sub>CC</sub> and V<sub>PP</sub> pins. During transitions, this level may undershoot to -2.0 V for periods < 20 ns. Maximum DC voltage on input/output pins and V<sub>CC</sub> is V<sub>CC</sub>+0.5 V which, during transitions, may overshoot to V<sub>CC</sub>+2.0 V for periods < 20 ns.
4. Maximum DC voltage on V<sub>PP</sub> and RP# may overshoot to +14.0 V for periods < 20 ns.
5. Output shorted for no more than one second. No more than one output shorted at a time.

### 6.2 Operating Conditions

SYMBOL	PARAMETER	NOTE	MIN.	MAX.	UNIT	VERSIONS
T <sub>A</sub>	Operating Temperature	1	0	+70	°C	LH28F008SC-T/SC-TL
			-25	+85	°C	LH28F008SCH-T/SCH-TL
V <sub>CC1</sub>	V <sub>CC</sub> Supply Voltage (2.7 to 3.6 V)	2	2.7	3.6	V	LH28F008SC-TL/SCH-TL
V <sub>CC2</sub>	V <sub>CC</sub> Supply Voltage (3.3±0.3 V)		3.0	3.6	V	

#### NOTES :

1. Test condition : Ambient temperature
2. Block erase, byte write and lock-bit configuration operations with V<sub>CC</sub> < 3.0 V should not be attempted.

### 6.2.1 CAPACITANCE (NOTE 1)


$T_A = +25^\circ\text{C}$ ,  $f = 1\text{ MHz}$

SYMBOL	PARAMETER	TYP.	MAX.	UNIT	CONDITION
C <sub>IN</sub>	Input Capacitance	6	8	pF	V <sub>IN</sub> = 0.0 V
C <sub>OUT</sub>	Output Capacitance	8	12	pF	V <sub>OUT</sub> = 0.0 V


#### NOTE :

1. Sampled, not 100% tested.


### 6.2.2 AC INPUT/OUTPUT TEST CONDITIONS



**Fig. 9 Transient Input/Output Reference Waveform for V<sub>cc</sub> = 2.7 to 3.6 V**



**Fig. 10 Transient Input/Output Reference Waveform for V<sub>cc</sub> = 3.3±0.3 V**



**Fig. 11 Transient Equivalent Testing Load Circuit**

#### Test Configuration Capacitance Loading Value

TEST CONFIGURATION	C <sub>L</sub> (pF)
V <sub>cc</sub> = 3.3±0.3 V, 2.7 to 3.6 V (NOTE 1)	50

#### NOTE :

1. Applied to L-version products, LH28F008SC-TL and LH28F008SCH-TL.

## 6.2.3 DC CHARACTERISTICS

SYMBOL	PARAMETER		NOTE	(NOTE 10) V <sub>CC</sub> = 2.7 to 3.6 V		V <sub>CC</sub> = 3.3±0.3 V		UNIT	TEST CONDITIONS
				TYP.	MAX.	TYP.	MAX.		
I <sub>LI</sub>	Input Load Current		1		±0.5		±0.5	μA	V <sub>CC</sub> = V <sub>CC</sub> Max. V <sub>IN</sub> = V <sub>CC</sub> or GND
I <sub>LO</sub>	Output Leakage Current		1		±0.5		±0.5	μA	V <sub>CC</sub> = V <sub>CC</sub> Max. V <sub>OUT</sub> = V <sub>CC</sub> or GND
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current		1, 3, 6	20	100	20	100	μA	CMOS Inputs V <sub>CC</sub> = V <sub>CC</sub> Max. CE# = RP# = V <sub>CC</sub> ±0.2 V
				0.1	2	0.2	2	mA	TTL Inputs V <sub>CC</sub> = V <sub>CC</sub> Max. CE# = RP# = V <sub>IH</sub>
I <sub>CCD</sub>	V <sub>CC</sub> Deep Power-Down Current	LH28F008SC-T/ SC-TL	1		10		10	μA	RP# = GND±0.2 V I <sub>OUT</sub> (RY/BY#) = 0 mA
		LH28F008SCH-T/ SCH-TL			20		20		
I <sub>CCR</sub>	V <sub>CC</sub> Read Current		1, 5, 6	6	12	7	12	mA	CMOS Inputs V <sub>CC</sub> = V <sub>CC</sub> Max. CE# = GND f = 5 MHz I <sub>OUT</sub> = 0 mA
				7	18	8	18	mA	TTL Inputs V <sub>CC</sub> = V <sub>CC</sub> Max. CE# = GND f = 5 MHz I <sub>OUT</sub> = 0 mA
I <sub>CCW</sub>	V <sub>CC</sub> Byte Write or Set Lock-Bit Current		1, 7	—	—		17	mA	V <sub>PP</sub> = 3.3±0.3 V
				—	—		12	mA	V <sub>PP</sub> = 12.0±0.6 V
I <sub>CC</sub> E	V <sub>CC</sub> Block Erase or Clear Block Lock-Bits Current		1, 7	—	—		17	mA	V <sub>PP</sub> = 3.3±0.3 V
				—	—		12	mA	V <sub>PP</sub> = 12.0±0.6 V
I <sub>CCWS</sub> I <sub>CCES</sub>	V <sub>CC</sub> Byte Write or Block Erase Suspend Current		1, 2	—	—	1	6	mA	CE# = V <sub>IH</sub>
I <sub>PPS</sub> I <sub>PPR</sub>	V <sub>PP</sub> Standby or Read Current		1	±2	±15	±2	±15	μA	V <sub>PP</sub> ≤ V <sub>CC</sub>
				10	200	10	200	μA	V <sub>PP</sub> > V <sub>CC</sub>
I <sub>PPD</sub>	V <sub>PP</sub> Deep Power-Down Current		1	0.1	5	0.1	5	μA	RP# = GND±0.2 V
I <sub>PPW</sub>	V <sub>PP</sub> Byte Write or Set Lock-Bit Current		1, 7	—	—		40	mA	V <sub>PP</sub> = 3.3±0.3 V
				—	—		15	mA	V <sub>PP</sub> = 12.0±0.6 V
I <sub>PPE</sub>	V <sub>PP</sub> Block Erase or Clear Block Lock-Bits Current		1, 7	—	—		20	mA	V <sub>PP</sub> = 3.3±0.3 V
				—	—		15	mA	V <sub>PP</sub> = 12.0±0.6 V
I <sub>PPWS</sub> I <sub>PPES</sub>	V <sub>PP</sub> Byte Write or Block Erase Suspend Current		1	—	—	10	200	μA	V <sub>PP</sub> = V <sub>PPH1/2</sub>

## 6.2.3 DC CHARACTERISTICS (contd.)

SYMBOL	PARAMETER	NOTE	(NOTE 10) V <sub>CC</sub> = 2.7 to 3.6 V		V <sub>CC</sub> = 3.3±0.3 V		UNIT	TEST CONDITIONS
			MIN.	MAX.	MIN.	MAX.		
V <sub>IL</sub>	Input Low Voltage	7	−0.5	0.8	−0.5	0.8	V	
V <sub>IH</sub>	Input High Voltage	7	2.0	V <sub>CC</sub> +0.5	2.0	V <sub>CC</sub> +0.5	V	
V <sub>OL</sub>	Output Low Voltage	3, 7		0.4		0.4	V	V <sub>CC</sub> = V <sub>CC</sub> Min. I <sub>OL</sub> = 2.0 mA
V <sub>OH1</sub>	Output High Voltage (TTL)	3, 7	2.4		2.4		V	V <sub>CC</sub> = V <sub>CC</sub> Min. I <sub>OH</sub> = −2.0 mA
V <sub>OH2</sub>	Output High Voltage (CMOS)	3, 7	0.85 V <sub>CC</sub>		0.85 V <sub>CC</sub>		V	V <sub>CC</sub> = V <sub>CC</sub> Min. I <sub>OH</sub> = −2.5 mA
			V <sub>CC</sub> −0.4		V <sub>CC</sub> −0.4		V	V <sub>CC</sub> = V <sub>CC</sub> Min. I <sub>OH</sub> = −100 μA
V <sub>PPLK</sub>	V <sub>PP</sub> Lockout Voltage during Normal Operations	4, 7		1.5		1.5	V	
V <sub>PPH1</sub>	V <sub>PP</sub> Voltage during Byte Write, Block Erase or Lock-Bit Operations		—	—	3.0	3.6	V	
V <sub>PPH2</sub>	V <sub>PP</sub> Voltage during Byte Write, Block Erase or Lock-Bit Operations		—	—	11.4	12.6	V	
V <sub>LKO</sub>	V <sub>CC</sub> Lockout Voltage		2.0		2.0		V	
V <sub>HH</sub>	RP# Unlock Voltage	8, 9	—	—	11.4	12.6	V	Set master lock-bit Override master and block lock-bit

## NOTES :

1. All currents are in RMS unless otherwise noted. Typical values at nominal V<sub>CC</sub> voltage and T<sub>A</sub> = +25°C. These currents are valid for all product versions (packages and speeds).
2. I<sub>CCWS</sub> and I<sub>CCES</sub> are specified with the device deselected. If reading or byte writing in erase suspend mode, the device's current draw is the sum of I<sub>CCWS</sub> or I<sub>CCES</sub> and I<sub>CCR</sub> or I<sub>CCW</sub>, respectively.
3. Includes RY/BY#.
4. Block erases, byte writes, and lock-bit configurations are inhibited when V<sub>PP</sub> ≤ V<sub>PPLK</sub>, and not guaranteed in the range between V<sub>PPLK</sub> (max.) and V<sub>PPH1</sub> (min.), between V<sub>PPH1</sub> (max.) and V<sub>PPH2</sub> (min.), and above V<sub>PPH2</sub> (max.).
5. Automatic Power Saving (APS) reduces typical I<sub>CCR</sub> to 3 mA at 2.7 V and 3.3 V V<sub>CC</sub> in static operation.
6. CMOS inputs are either V<sub>CC</sub>±0.2 V or GND±0.2 V. TTL inputs are either V<sub>IL</sub> or V<sub>IH</sub>.
7. Sampled, not 100% tested.
8. Master lock-bit set operations are inhibited when RP# = V<sub>IH</sub>. Block lock-bit configuration operations are inhibited when the master lock-bit is set and RP# = V<sub>IH</sub>. Block erases and byte writes are inhibited when the corresponding block lock-bit is set and RP# = V<sub>IH</sub>. Block erase, byte write, and lock-bit configuration operations are not guaranteed with V<sub>CC</sub> < 3.0 V or V<sub>IH</sub> < RP# < V<sub>HH</sub> and should not be attempted.
9. RP# connection to a V<sub>HH</sub> supply is allowed for a maximum cumulative period of 80 hours.
10. Applied to L-version products, LH28F008SC-TL and LH28F008SCH-TL.

## 6.2.4 AC CHARACTERISTICS - READ-ONLY OPERATIONS (NOTE 1)

• Vcc = 2.7 to 3.6 V, TA = 0 to +70°C or –25 to +85°C

VERSIONS			LH28F008SC-TL12/SCH-TL12		LH28F008SC-TL15/SCH-TL15		UNIT
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	
tAVAV	Read Cycle Time		150		170		ns
tAVQV	Address to Output Delay			150		170	ns
tELQV	CE# to Output Delay	2		150		170	ns
tPHQV	RP# High to Output Delay			600		600	ns
tGLQV	OE# to Output Delay	2		50		55	ns
tELQX	CE# to Output in Low Z	3	0		0		ns
tEHQZ	CE# High to Output in High Z	3		55		55	ns
tGLQX	OE# to Output in Low Z	3	0		0		ns
tGHQZ	OE# High to Output in High Z	3		20		25	ns
tOH	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		0		ns

• Vcc = 3.3±0.3 V, TA = 0 to +70°C or –25 to +85°C

VERSIONS			LH28F008SC-T12/SCH-T12		LH28F008SC-T15/SCH-T15		UNIT
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	
tAVAV	Read Cycle Time		120		150		ns
tAVQV	Address to Output Delay			120		150	ns
tELQV	CE# to Output Delay	2		120		150	ns
tPHQV	RP# High to Output Delay			600		600	ns
tGLQV	OE# to Output Delay	2		50		55	ns
tELQX	CE# to Output in Low Z	3	0		0		ns
tEHQZ	CE# High to Output in High Z	3		55		55	ns
tGLQX	OE# to Output in Low Z	3	0		0		ns
tGHQZ	OE# High to Output in High Z	3		20		25	ns
tOH	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		0		ns

## NOTES :

1. See AC Input/Output Reference Waveform (Fig. 9 and Fig. 10) for maximum allowable input slew rate.
2. OE# may be delayed up to tELQV-tGLQV after the falling edge of CE# without impact on tELQV.
3. Sampled, not 100% tested.




Fig. 12 AC Waveform for Read Operations

## 6.2.5 AC CHARACTERISTICS - WRITE OPERATION (NOTE 1)

• Vcc = 2.7 to 3.6 V, TA = 0 to +70°C or -25 to +85°C


VERSIONS			LH28F008SC-TL12/SCH-TL12		LH28F008SC-TL15/SCH-TL15		UNIT
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	
tAVAV	Write Cycle Time		150		170		ns
tPHWL	RP# High Recovery to WE# Going Low	2	1		1		µs
tELWL	CE# Setup to WE# Going Low		10		10		ns
tWLWH	WE# Pulse Width		50		50		ns
tAVWH	Address Setup to WE# Going High	3	50		50		ns
tDVWH	Data Setup to WE# Going High	3	50		50		ns
tWHDX	Data Hold from WE# High		5		5		ns
tWHAX	Address Hold from WE# High		5		5		ns
tWHEH	CE# Hold from WE# High		10		10		ns
tWHWL	WE# Pulse Width High		30		30		ns
tWHGL	Write Recovery before Read		0		0		ns

• Vcc = 3.3±0.3 V, TA = 0 to +70°C or -25 to +85°C

VERSIONS			LH28F008SC-T12/SCH-T12		LH28F008SC-T15/SCH-T15		UNIT
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	
tAVAV	Write Cycle Time		120		150		ns
tPHWL	RP# High Recovery to WE# Going Low	2	1		1		µs
tELWL	CE# Setup to WE# Going Low		10		10		ns
tWLWH	WE# Pulse Width		50		50		ns
tPHHWH	RP# VHH Setup to WE# Going High	2	100		100		ns
tVPWH	VPP Setup to WE# Going High	2	100		100		ns
tAVWH	Address Setup to WE# Going High	3	50		50		ns
tDVWH	Data Setup to WE# Going High	3	50		50		ns
tWHDX	Data Hold from WE# High		5		5		ns
tWHAX	Address Hold from WE# High		5		5		ns
tWHEH	CE# Hold from WE# High		10		10		ns
tWHWL	WE# Pulse Width High		30		30		ns
tWHRL	WE# High to RY/BY# Going Low			100		100	ns
tWHGL	Write Recovery before Read		0		0		ns
tQVVL	VPP Hold from Valid SRD, RY/BY# High	2, 4	0		0		ns
tQVPH	RP# VHH Hold from Valid SRD, RY/BY# High	2, 4	0		0		ns

## NOTES :

1. Read timing characteristics during block erase, byte write and lock-bit configuration operations are the same as during read-only operations. Refer to **Section 6.2.4 "AC CHARACTERISTICS"** for read-only operations.
2. Sampled, not 100% tested.
3. Refer to **Table 3** for valid AIN and DIN for block erase, byte write, or lock-bit configuration.
4. VPP should be held at VPPH1/2 (and if necessary RP# should be held at VHH) until determination of block erase, byte write, or lock-bit configuration success (SR.1/3/4/5 = 0).

**NOTES :**

1. Vcc power-up and standby.
2. Write block erase or byte write setup.
3. Write block erase confirm or valid address and data.
4. Automated erase or program delay.
5. Read status register data.
6. Write Read Array command.

**Fig. 13 AC Waveform for WE#-Controlled Write Operations**



## 6.2.6 ALTERNATIVE CE#-CONTROLLED WRITES (NOTE 1)

• Vcc = 2.7 to 3.6 V, TA = 0 to +70°C or –25 to +85°C


VERSIONS			LH28F008SC-TL12/SCH-TL12		LH28F008SC-TL15/SCH-TL15		UNIT
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	
tAVAV	Write Cycle Time		150		170		ns
tPHL	RP# High Recovery to CE# Going Low	2	1		1		µs
tWLEL	WE# Setup to CE# Going Low		0		0		ns
tELEH	CE# Pulse Width		70		70		ns
tAVEH	Address Setup to CE# Going High	3	50		50		ns
tDVEH	Data Setup to CE# Going High	3	50		50		ns
tEHDX	Data Hold from CE# High		5		5		ns
tEHAX	Address Hold from CE# High		5		5		ns
tEHWL	WE# Hold from CE# High		0		0		ns
tEHEL	CE# Pulse Width High		25		25		ns
tEHGL	Write Recovery before Read		0		0		ns

• Vcc = 3.3±0.3 V, TA = 0 to +70°C or –25 to +85°C

VERSIONS			LH28F008SC-T12/SCH-T12		LH28F008SC-T15/SCH-T15		UNIT
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	
tAVAV	Write Cycle Time		120		150		ns
tPHL	RP# High Recovery to CE# Going Low	2	1		1		µs
tWLEL	WE# Setup to CE# Going Low		0		0		ns
tELEH	CE# Pulse Width		70		70		ns
tPHHEH	RP# V <sub>HH</sub> Setup to CE# Going High	2	100		100		ns
tVPEH	V <sub>PP</sub> Setup to CE# Going High	2	100		100		ns
tAVEH	Address Setup to CE# Going High	3	50		50		ns
tDVEH	Data Setup to CE# Going High	3	50		50		ns
tEHDX	Data Hold from CE# High		5		5		ns
tEHAX	Address Hold from CE# High		5		5		ns
tEHWL	WE# Hold from CE# High		0		0		ns
tEHEL	CE# Pulse Width High		25		25		ns
tEHRL	CE# High to RY/BY# Going Low			100		100	ns
tEHGL	Write Recovery before Read		0		0		ns
tQVVL	V <sub>PP</sub> Hold from Valid SRD, RY/BY# High	2, 4	0		0		ns
tQVPH	RP# V <sub>HH</sub> Hold from Valid SRD, RY/BY# High	2, 4	0		0		ns

## NOTES :

1. In systems where CE# defines the write pulse width (within a longer WE# timing waveform), all setup, hold, and inactive WE# times should be measured relative to the CE# waveform.
2. Sampled, not 100% tested.
3. Refer to **Table 3** for valid A<sub>IN</sub> and D<sub>IN</sub> for block erase, byte write, or lock-bit configuration.
4. V<sub>PP</sub> should be held at V<sub>PPH1/2</sub> (and if necessary RP# should be held at V<sub>HH</sub>) until determination of block erase, byte write, or lock-bit configuration success (SR.1/3/4/5 = 0).

**NOTES :**

1. Vcc power-up and standby.
2. Write block erase or byte write setup.
3. Write block erase confirm or valid address and data.
4. Automated erase or program delay.
5. Read status register data.
6. Write Read Array command.

**Fig. 14 AC Waveform for CE#-Controlled Write Operations**

## 6.2.7 RESET OPERATIONS




Fig. 15 AC Waveform for Reset Operation

## Reset AC Specifications (NOTE 1)

SYMBOL	PARAMETER	NOTE	Vcc = 2.7 to 3.6 V (NOTE 5)		Vcc = 3.3±0.3 V		UNIT
			MIN.	MAX.	MIN.	MAX.	
tPLPH	RP# Pulse Low Time (If RP# is tied to Vcc, this specification is not applicable)		100		100		ns
tPLRH	RP# Low to Reset during Block Erase, Byte Write or Lock-Bit Configuration	2, 3		—		20	μs
t23VPH	Vcc 2.7 V to RP# High (NOTE 5) Vcc 3.0 V to RP# High	4	100		100		ns

## NOTES :

- These specifications are valid for all product versions (packages and speeds).
- If RP# is asserted while a block erase, byte write, or lock-bit configuration operation is not executing, the reset will complete within 100 ns.
- A reset time, tPHQV, is required from the latter of RY/BY# or RP# going high until outputs are valid.
- When the device power-up, holding RP#-low minimum 100 ns is required after Vcc has been in predefined range and also has been in stable there.
- Applied to L-version products, LH28F008SC-TL and LH28F008SCH-TL.

## 6.2.8 BLOCK ERASE, BYTE WRITE AND LOCK-BIT CONFIGURATION PERFORMANCE (NOTE 3, 4)

•  $V_{CC} = 3.3 \pm 0.3$  V,  $T_A = 0$  to  $+70^\circ\text{C}$  or  $-25$  to  $+85^\circ\text{C}$

SYMBOL	PARAMETER	NOTE	$V_{PP} = 3.3 \pm 0.3$ V			$V_{PP} = 12.0 \pm 0.6$ V			UNIT
			MIN.	TYP. (NOTE 1)	MAX.	MIN.	TYP. (NOTE 1)	MAX.	
t <sub>WHQV1</sub> t <sub>EHQV1</sub>	Byte Write Time	2	15	17	TBD	6.7	7.6	TBD	μs
	Block Write Time	2	1	1.1	TBD	0.4	0.5	TBD	s
t <sub>WHQV2</sub> t <sub>EHQV2</sub>	Block Erase Time	2	1.5	1.8	TBD	0.8	1.1	TBD	s
t <sub>WHQV3</sub> t <sub>EHQV3</sub>	Set Lock-Bit Time	2	18	21	TBD	9.7	11.6	TBD	μs
t <sub>WHQV4</sub> t <sub>EHQV4</sub>	Clear Block Lock-Bits Time	2	1.5	1.8	TBD	0.8	1.1	TBD	s
t <sub>WHRH1</sub> t <sub>EHRH1</sub>	Byte Write Suspend Latency Time to Read			7.1	10		7.4	10.4	μs
t <sub>WHRH2</sub> t <sub>EHRH2</sub>	Erase Suspend Latency Time to Read			15.2	21.1		12.3	17.2	μs

### NOTES :

1. Typical values measured at  $T_A = +25^\circ\text{C}$  and nominal voltages. Assumes corresponding lock-bits are not set. Subject to change based on device characterization.
2. Excludes system-level overhead.
3. These performance numbers are valid for all speed versions.
4. Sampled, not 100% tested.

7 ORDERING INFORMATION

Product line designator for all SHARP Flash products

L

H

2

8

F

0

0

8

S

C

(H)

T

-

T

(L)

1

2

Device Density  
008 = 8 M-bit

Architecture  
S = Symmetrical Block

Power Supply Type  
C = Smart 3 Technology

Operating Temperature  
Blank = 0 to +70°C  
H = -25 to +85°C

Access Speed (ns)  
12 : 120 ns (3.3±0.3 V), 150 ns (2.7 to 3.6 V)\*  
15 : 150 ns (3.3±0.3 V), 170 ns (2.7 to 3.6 V)\*

Low Voltage Option  
Blank = Not use 2.7 V Vcc  
L = 2.7 V Vcc (Read only)


Limited Voltage Option  
T = 2.7 V\* and 3.3 V Vcc Only

Package  
T = 40-pin TSOP (I) (TSOP040-P-1020) Normal bend  
R = 40-pin TSOP (I) (TSOP040-P-1020) Reverse bend  
N = 44-pin SOP (SOP044-P-0600)  
B = 48-ball CSP (FBGA048-P-0608)


\* Applied to L-version products, LH28F008SC-TL and LH28F008SCH-TL.

OPTION	ORDER CODE	VALID OPERATIONAL COMBINATIONS	
		Vcc = 2.7 to 3.6 V 50 pF load, 1.35 V I/O Levels	Vcc = 3.3±0.3 V 50 pF load, 1.5 V I/O Levels
1	LH28F008SCXX-T12		120 ns
2	LH28F008SCXX-T15		150 ns
3	LH28F008SCXX-TL12	150 ns	120 ns
4	LH28F008SCXX-TL15	170 ns	150 ns


40 TSOP (TSOP040-P-1020)



44 SOP (SOP044-P-0600)



48 CSP (FBGA048-P-0608)



\*Land hole diameter  
for ball mounting

