Each cache is two-way set associative and uses a write back protocol; that is, two cache blocks are assigned to each set (as shown in Figure 4-1), and a cache store writes data into the cache instead of writing it directly to memory. Some time later this data is independently written to memory.
A write-invalidate cache coherency protocol (described later in this chapter) is supported through a set of cache states and external coherency requests.
Chapter Contents