10. CACHE Instructions
The invalidation takes place by writing the primary instruction cache state bit to 0 (Invalid). This also sets the instruction cache state parity bit to 0.
The LRU bit does not change.
Parity check is suppressed.