6. System Interface Operations
The SysClkDiv mode bits select a PClk to SysClk divisor of 1, 1.5, 2, 2.5, 3, 3.5, or 4, using the formula described in Chapter 7, the section titled "System Interface Clock and Internal Processor Clock Domains."