SysClk*, from which all processor internal clock signals and secondary cache clock signals are derived.
Three major clock domains are in the processor:
These domains are described in this chapter.
Chapter Contents
- 7.1 - System Interface Clock and Internal Processor Clock Domains
-
- 7.2 - Secondary Cache Clock
-
- 7.3 - Phase-Locked-Loop
-