# List of Figures


**Figure 1-1** CPU Access to Memory 7
**Figure 1-2** CPU Access to Device Registers 10
**Figure 1-3** Device Access to Memory 11
**Figure 1-4** Device Access Through a Bus Adapter 12
**Figure 1-5** The 32-Bit Address Space 15
**Figure 1-6** MIPS 32-Bit Virtual Address Format 16
**Figure 1-7** Main Parts of the 64-Bit Address Space 19
**Figure 1-8** MIPS 64-Bit Virtual Address Format 21
**Figure 1-9** Address Decoding for Physical Memory Access 23
**Figure 3-1** Overview of Device Open 47
**Figure 3-2** Overview of Device Control 48
**Figure 3-3** Overview of Programmed Kernel I/O 49
**Figure 3-4** Overview of Memory Mapping 50
**Figure 3-5** Overview of DMA I/O 52
**Figure 5-1** Bit Assignments in SCSI Device Minor Numbers 80
**Figure 13-1** Relationship of VME Bus to System Bus 301
**Figure 13-2** VMECC, the VMEbus Adapter 316
**Figure 13-3** I/O Address to System Address Mapping 320
**Figure 13-4** VMECC Contribution to VME Handshake Cycle Time 322
**Figure 16-1** Overview of Network Architecture 390
**Figure 17-1** High-Level Overview of EISA Bus in Indigo$^2$ 429
**Figure 17-2** Encoding of the EISA Manufacturer ID 433
**Figure 18-1** The SysAD Bus in Relation to GIO 526