8 Tested Configurations

Contents of this section

This is a list of configurations that has received testing with one or more of the changes introduced in the current version XFree86 3.2. The amount of testing is very small for some of the configurations, and the summaries may be incomplete. If you can contribute, please do so. For the latest information check the latest version of this document on www.xfree86.org.

CL-GD5426 on VL-bus
CL-GD5429 on VL-bus

BitBLT operation should be fixed. MMIO does not work.

CL-GD5434 with 2MB memory on VL-bus

MMIO operation is supported.

CL-GD5434 with 1MB memory on PCI bus

8bpp, 16pp and 24bpp work OK. 16bpp no longer has "static" problems. MMIO operation is supported.

CL-GD5446 with 2MB memory on PCI bus

32bpp probably doesn't work. 8bpp and 16bpp should work without any FIFO-related problems, and without requiring "fifo_conservative".

CL-GD5462 with 2MB memory on PCI bus
CL-GD5462 with 4MB memory on PCI bus
CL-GD5464 with 4MB memory on PCI bus

Works OK at 8bpp, 16bpp, 24bpp and 32bpp.

CL-GD6440 on ISA bus
CL-GD7543 on PCI bus

Apparently broken in this release. On 800x600 displays, the recommended dot clock is 40 MHz for TFT and 33.7 MHz for a DSTN panel, with corresponding horizontal syncs of 33.7 kHz for TFT and 38.6 kHz for DSTN.

Some configurations for which no up-to-date testing data is available:

CL-GD5430, and CL-GD5436 and CL-GD5446 with 1MB memory

It would be nice to know whether these chips needs the same treatment at 16bpp as the CL-GD5434 with 1MB memory does. This also applies to the CL-GD754x series.

CL-GD5436 and CL-GD5446 with 1MB memory

In particular the FIFO settings for this configuration are uncertain.

CL-GD754x

Support for these chips was reported broken in 3.1.2G, although the 7548 was reported to work in some cases.

Next Chapter, Previous Chapter

Table of contents of this chapter, General table of contents

Top of the document, Beginning of this Chapter