

Hitachi Microcomputer

H8/3003 Interface

Application Note

HITACHI

Notice

When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

Introduction

The H8/300H series are Hitachi-designed high-performance 16-bit single-chip microcomputers incorporating peripheral functions that are optimal for embedded industrial applications. The H8/300H CPU is upward compatible with the H8/300 CPU.

The devices incorporate a CPU, RAM, DMA controller (DMAC), bus controller, timers, serial communication interface (SCI), and other functions that make them suitable for a broad range of applications in small to large systems.

The H8/3003 Interface Application Note gives examples of interfacing between the H8/3003 and peripheral LSIs, and is intended as a helpful reference for users during hardware design.

Although the sample tasks described in this application note have been checked for operation, it is recommended that users carry out their own operational checks before actual use.

Contents

Section 1	Manual Organization.....	1
1.1	Specifications	1
1.2	Operation	1
1.3	Circuit Diagrams.....	1
Section 2	Bus Control Functions	2
2.1	Bus Controller	2
2.1.1	Area Byte/Word Control Register (ABWCR)	2
2.1.2	Area 2-State/3-State Control Register (ASTCR)	3
2.1.3	Wait Controller Enable Register (WCER)	3
2.1.4	Wait Control Register (WCR)	4
2.2	Refresh Controller	5
2.2.1	Refresh Control Register (RFSHCR)	5
2.2.2	Refresh Timer Control Status Register (RTMCSR)	6
2.2.3	Refresh Timer Constant Register (RTCOR)	6
2.3	Bus Controller and Refresh Controller Setting Examples	7
Section 3	Interface Examples	10
3.1	SRAM (HM62832H-45) Interface	10
3.1.1	Specifications	10
3.1.2	Operation	12
3.1.3	Circuit Diagram	14
3.2	EPROM (HN27C256-70) Interface.....	15
3.2.1	Specifications	15
3.2.2	Data Read	17
3.2.3	Circuit Diagram	18
3.3	DPRAM (HD63310RP20) Interface.....	19
3.3.1	Specifications	19
3.3.2	Wait Signal Generator	21
3.3.3	Data Read/Write	22
3.3.4	Circuit Diagram	25
3.4	Mask ROM (HN62444BNP) Interface	26
3.4.1	Specifications	26
3.4.2	Data Read	28
3.4.3	Circuit Diagram	29
3.5	Dummy SRAM (HM65256B-10) Interface.....	30
3.5.1	Specifications	30
3.5.2	Data Read/Write	32
3.5.3	Refresh Timing	35
3.5.4	Circuit Diagram	37

3.6	DRAM (HM514260-7) Interface	38
3.6.1	Specifications	38
3.6.2	Data Read/Write	40
3.6.3	Refresh	44
3.6.4	Circuit Diagram	46
3.7	UPP (HD63143) Interface	47
3.7.1	Specifications	47
3.7.2	Wait Signal Generator	49
3.7.3	Data Read/Write	50
3.7.4	Circuit Diagram	54
3.8	PIO (TMP82C55AP-10) Interface	55
3.8.1	Specifications	55
3.8.2	Data Read/Write	57
3.8.3	Circuit Diagram	59
3.9	RTC (HD64610) Interface	60
3.9.1	Specifications	60
3.9.2	Data Read/Write	62
3.9.3	Circuit Diagram	64
3.10	LCD (LM032L) Interface	65
3.10.1	Specifications	65
3.10.2	E Clock Generator	67
3.10.3	Data Read/Write	69
3.10.4	Circuit Diagram	72
Section 4 AC Characteristics of the H8/3003		73
Section 5 Memory AC Characteristics		85
5.1	HM62832H-45 AC Characteristics	85
5.2	HN27C256HG-70 AC Characteristics	89
5.3	HN62444BNP AC Characteristics	90
5.4	HM65256B-12 AC Characteristics	92
5.5	HM514260 AC Characteristics	98
Section 6 Peripheral LSI AC Characteristics		103
6.1	HD63310RP20 AC Characteristics	103
6.2	HD63143 AC Characteristics	107
6.3	TMP82C55AP-10 AC Characteristics	112
6.4	HD64610 AC Characteristics	114
6.5	LM032L AC Characteristics	117

Figures

Figure 1.1	Organization of the Information in Interface Examples	1
Figure 2.1	Area Byte/Word Control Register (ABWCR)	2
Figure 2.2	Area 2-State/3-State Control Register (ASTCR)	3
Figure 2.3	Wait Controller Enable Register (WCER).....	3
Figure 2.4	Wait Control Register (WCR)	4
Figure 2.5	Refresh Control Register (RFSHCR).....	5
Figure 2.6	Refresh Timer Control Status Register (RTMCSR)	6
Figure 2.7	Refresh Timer Constant Register (RTCOR).....	6
Figure 2.8	Area Map	7
Figure 2.9	Register Settings	9
Figure 3.1	Block Diagram of H8/3003 and HM62832H-45 Interface	10
Figure 3.2	Memory Map	11
Figure 3.3	Read/Write Timing Chart	13
Figure 3.4	Circuit Diagram	14
Figure 3.5	Block Diagram of H8/3003 and HN27C256-70 Interface	15
Figure 3.6	Memory Map	16
Figure 3.7	Read Timing Chart.....	17
Figure 3.8	HN27C256-70 Interface.....	18
Figure 3.9	Block Diagram of the H8/3003 and HD63320RP20 Interface	19
Figure 3.10	Memory Map	20
Figure 3.11	Wait Signal Generator	21
Figure 3.12	Wait Timing Chart	21
Figure 3.13	Read Timing Chart.....	23
Figure 3.14	Write Timing Chart.....	24
Figure 3.15	Circuit Diagram	25
Figure 3.16	Block Diagram of H8/3003 and HN62444BNP Interface	26
Figure 3.17	Memory Map	27
Figure 3.18	Read Timing Chart.....	28
Figure 3.19	Circuit Diagram	29
Figure 3.20	Block Diagram of H8/3003 and HM65256B Interface	30
Figure 3.21	Memory Map	31
Figure 3.22	Read/Write Timing Chart	34
Figure 3.23	Refresh Timing	36
Figure 3.24	Circuit Diagram	37
Figure 3.25	Block Diagram of H8/3003 and HM514260-7 Interface	38
Figure 3.26	Memory Map	39
Figure 3.27	Read/Write Timing	43
Figure 3.28	Refresh Timing	45
Figure 3.29	Circuit Diagram	46
Figure 3.30	Block Diagram of H8/3003 and HD63143 Interface	47
Figure 3.31	Memory Map	48
Figure 3.32	Wait Signal Generator Circuit	49

Figure 3.33	Wait Timing Chart	49
Figure 3.34	Read/Write Timing Chart (RAM)	52
Figure 3.35	Read/Write Timing Chart (non-RAM)	53
Figure 3.36	Circuit Diagram	54
Figure 3.37	Block Diagram of H8/3003 and TMP82C55AP Interface.....	55
Figure 3.38	Memory Map	56
Figure 3.39	Read/Write Timing Chart	58
Figure 3.40	Circuit Diagram	59
Figure 3.41	Block Diagram of H8/3003 and HD64610 Interface	60
Figure 3.42	Memory Map	61
Figure 3.43	Read/Write Timing Chart	63
Figure 3.44	Circuit Diagram	64
Figure 3.45	Block Diagram of H8/3003 and LM032L Interface	65
Figure 3.46	Memory Map	66
Figure 3.47	E Clock Generator Circuit	67
Figure 3.48	E Clock Timing Chart.....	68
Figure 3.49	Read Timing Chart.....	70
Figure 3.50	Write Timing Chart.....	71
Figure 3.51	Circuit Diagram	72
Figure 4.1	Timing Waveforms (Basic Bus Timing/2 States).....	78
Figure 4.2	Timing Waveforms (Basic Bus Timing/3 States).....	79
Figure 4.3	Timing Waveforms (Basic Bus Timing/2 States + 1 Wait)	80
Figure 4.4	Timing Waveforms (DRAM Bus Timing/Read-Write/2 WE Method)	81
Figure 4.5	Timing Waveforms (DRAM Bus Timing/Refresh)	82
Figure 4.6	Timing Waveforms (PSRAM Bus Timing/Read-Write)	83
Figure 4.7	Timing Waveforms (PSRAM Bus Timing/Refresh)	84
Figure 5.1	Output Loading Conditions	85
Figure 5.2	Timing Waveforms (Read)	87
Figure 5.3	Timing Waveforms (Write)	88
Figure 5.4	HN27C256HG-70 Timing Waveforms (Read)	89
Figure 5.5	HN62444BNP Timing Waveforms (Read)	91
Figure 5.6	HM65256B-12 Timing Waveforms (Read)	96
Figure 5.7	HM65256B-12 Timing Waveforms (Write).....	97
Figure 5.8	HM65256B-12 Timing Waveforms (Refresh).....	97
Figure 5.9	HN5116640 Timing Waveforms (Read)	101
Figure 5.10	HN5116640 Timing Waveforms (Write).....	102
Figure 6.1	Timing Waveforms (Read)	105
Figure 6.2	Timing Waveforms (Write)	106
Figure 6.3	Timing Waveforms (RAM Read)	108
Figure 6.4	Timing Waveforms (Read other than RAM)	109
Figure 6.5	Timing Waveforms (RAM Write)	110
Figure 6.6	Timing Waveforms (Write other than RAM)	111
Figure 6.7	Timing Waveforms (Read)	113

Figure 6.8	Timing Waveforms (Write)	114
Figure 6.9	Timing Waveforms (Read)	115
Figure 6.10	Timing Waveforms (Write)	116
Figure 6.11	Timing Waveforms (Read)	117
Figure 6.12	Timing Waveforms (Write)	118

Tables

Table 2.1	Wait Mode Selection	4
Table 2.2	Wait Modes	4
Table 2.3	WCR Settings	8
Table 4.1	Bus Timing (1) (Units: ns)	74
Table 4.2	Bus Timing (2) (Units: ns)	75
Table 4.3	Bus Timing (Refresh Controller) (Units: ns)	76
Table 5.1	Bus Timing (Read)	86
Table 5.2	Bus Timing (Write)	87
Table 5.3	Bus Timing (Read)	89
Table 5.4	Bus Timing	90
Table 5.5	Bus Timing	92
Table 5.6	Bus Timing (Common)	98
Table 5.7	Bus Timing (Read)	99
Table 5.8	Bus Timing (Write)	100
Table 5.9	Bus Timing (Refresh)	100
Table 6.1	Bus Timing	103
Table 6.2	Bus Timing	107
Table 6.3	Bus Timing	112
Table 6.4	Bus Timing (Read)	114
Table 6.5	Bus Timing (Write)	115
Table 6.6	Bus Timing	117

Section 1 Manual Organization

This *H8/3003 Interface Application Note* describes methods of interfacing the H8/3003 with peripheral devices (ROM, RAM, timers LSI's etc.). The information for each example in section 3 is organized as shown in figure 1.1.




Figure 1.1 Organization of the Information in Interface Examples

1.1 Specifications

The specifications section describes the interconnected peripheral device names, circuit specifications of memory maps, etc.

1.2 Operation

The operation section describes circuit operation using timing charts.

1.3 Circuit Diagrams

The circuit diagram section shows the circuitry of interfaces with peripheral devices.

Section 2 Bus Control Functions

2.1 Bus Controller

Depending on the operation mode, the H8/3003 can be set for a maximum address space of 16 Mbytes (modes 3 and 4) or maximum of 1 Mbyte (modes 1 and 2). The maximum address space in the set mode is divided into 8 equal parts, ranging in order from the lower address area 0 through area 7. The access data bus width and number of access states can be set for each area using the bus controller. Wait states can be inserted automatically for interfacing with a slow external device, and the bus cycle can also be extended.

Register setting examples for area settings used in the interface examples are described in this application note. The following registers are used:


- Bus controller's bus width control register (ABWCR)
- Access state control register (ASTCR)
- Wait control register (WCR)
- Wait controller enable register (WCER)

Setting these registers sets the access bus width, number of access states, and presence of wait states for each area. The register functions are described in the following sections.

2.1.1 Area Byte/Word Control Register (ABWCR)

An 8-bit register that sets an 8-bit or 16-bit data bus access space for each area (figure 2.1). Bit 0 corresponds with area 0, and areas 0–7 are controlled by bits 0–7. Setting a bit value to 0 gives a 16-bit data bus access space, and setting to 1 gives an 8-bit data bus access space.

Bit	7	6	5	4	3	2	1	0
ABWCR	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0
Initial value	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W



0: Sets corresponding area to 16-bit data bus access space
1: Sets corresponding area to 8-bit data bus access space

Figure 2.1 Area Byte/Word Control Register (ABWCR)

2.1.2 Area 2-State/3-State Control Register (ASTCR)

An 8-bit register that sets a 2-state or 3-state access space for each area (figure 2.2). Areas 0–7 are controlled by bits 0–7. Setting a bit value to 0 gives a 2-state access space, and a setting of 1 gives a 3-state access space.

Bit	7	6	5	4	3	2	1	0
ASTCR	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0
Initial value	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W




Figure 2.2 Area 2-State/3-State Control Register (ASTCR)

2.1.3 Wait Controller Enable Register (WCER)

An 8-bit register that enables/disables WSC operation for external 3-state access space (figure 2.3).

Areas 7–0 are controlled by bits 7–0. Setting a bit value to 0 disables the WSC, and a setting of 1 enables the WSC.

Wait states cannot be inserted for an area set to 2-state access. Therefore, the WCER bits corresponding to a 2-state access space set by the ASTCR have no meaning.

Bit	7	6	5	4	3	2	1	0
WCER	WCE7	WCE6	WCE5	WCE4	WCE3	WCE2	WCE1	WCE0
Initial value	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W




Figure 2.3 Wait Controller Enable Register (WCER)

2.1.4 Wait Control Register (WCR)

The wait control register (figure 2.4) is an 8-bit register that selects the number of wait states and the wait mode. Bits 1 and 0 (WC0 and WC1) specify the number of waits, bits 3 and 2 (WMS1 and WMS0) set wait mode (tables 2.1 and 2.2). Bits 7–4 are reserved bits and are not used.




Figure 2.4 Wait Control Register (WCR)

Table 2.1 Wait Mode Selection

ASTCR	WCR	WCR		
ASTn	WCEn	WMS1	WMS0	Wait Mode
0	—	—	—	Disable
1	0	—	—	Pin wait mode 0
1	1	0	0	Programmable wait mode
		0	1	Disable
		1	0	Pin wait mode 1
		1	1	Pin auto-wait mode

Table 2.2 Wait Modes

Wait Mode	Description
Pin wait mode 0	Wait state can be inserted only by WAIT pin.
Pin wait mode 1	Normally, the wait state set by WC1/WC0 bits is inserted. Wait state due to WAIT pin can also be inserted.
Pin auto-wait mode	Insertion of wait states set by WAIT pin and WC1/WC0.
Programmable wait mode	Wait state set by WC0/WC1 always inserted. Wait state insertion by WAIT pin disabled.

2.2 Refresh Controller

The H8/3003 has a built-in refresh controller that can be connected directly to a $\times 16$ -bit configured DRAM. The refresh controller can also be connected to a PSRAM instead of a DRAM.

The address space that the refresh controller can control is area 3. Modes 1 and 2 (1-Mbyte mode) use a maximum of 128 kbytes, modes 3 and 4 (16-Mbyte mode) use a maximum of 2 Mbytes.

2.2.1 Refresh Control Register (RFSHCR)

RFSHCR is an 8-bit register (figure 2.5) that selects the refresh controller's operation mode. Setting this register enables selection of connecting device (DRAM/PSRAM), use or non-use of refresh, and the selection of access method.




Figure 2.5 Refresh Control Register (RFSHCR)

2.2.2 Refresh Timer Control Status Register (RTMCSR)

RTMCSR is an 8-bit register (figure 2.6) that selects the refresh timer counter input clock.




Figure 2.6 Refresh Timer Control Status Register (RTMCSR)

2.2.3 Refresh Timer Constant Register (RTCOR)

RTCOR is an 8-bit register (figure 2.7) that sets the refresh timer counter's clear cycle.

Refresh timer counter and refresh timer constant register values are continually compared, and the refresh timer counter is cleared when the two values match.




Figure 2.7 Refresh Timer Constant Register (RTCOR)

2.3 Bus Controller and Refresh Controller Setting Examples

Figure 2.8 shows the area map for the interface examples provided in this document.




Figure 2.8 Area Map

The WCR (wait control register) setting differs depending on the connecting device. Table 2.3 lists settings for various devices used with the examples provided in this document.

Table 2.3 WCR Settings

Connecting Device	Wait Mode	Number of Waits	WCR
DPRAM	Pin wait mode	2 states	H'FA
LCD			H'FA
UPP		1 state	H'F9
PIO	Programmable wait mode		H'F1

Figure 2.9 shows register settings to set the areas for the interface examples covered by this application note.




Figure 2.9 Register Settings

Section 3 Interface Examples

3.1 SRAM (HM62832H-45) Interface

MCU: H8/3003

Function: Mode 4 (16-bit data bus, 16-Mbyte address space)

3.1.1 Specifications

The H8/3003 mode 4 (16-bit data bus, 16-Mbyte address space) interface with an SRAM (HM62832H-45) is shown in figure 3.1.




Figure 3.1 Block Diagram of H8/3003 and HM62832H-45 Interface

As shown in figure 3.2, area 1 (H'200000–H'3FFFFF) of the 16-Mbyte memory space is allotted. The area 1 bus controller settings are as follows:

- Data bus width: 16 bit bus
- Number of states: 2 states
- Wait mode: wait disabled




Figure 3.2 Memory Map

3.1.2 Operation

Data Read/Write: Figure 3.3 shows the read/write timing chart. When directly connecting the H8/3003 and HM62832H-45, check whether the following timing conditions are satisfied:

- H8/3003:
 - t_{ACC1} and t_{ACC3} (read data access times)
 - t_{RDH} (read data hold time)
- HM62832H-45:
 - t_{DW} (data setup time)
 - t_{DH} (data hold time)
 - t_{CW} (chip select time)
 - t_{WP} (write pulse width)

Figure 3.3 shows the timing as follows:

- H8/3003:
 - t_{ACC1} and t_{ACC3}
 - $t_{ACC1} = t_{ACS} \text{ (max)}$
 $= 45 \text{ ns} \leq 80 \text{ ns (H8/3003 } t_{ACC1} \text{)}$
 - $t_{ACC3} = t_{OE} \text{ (max)}$
 $= 20 \text{ ns} \leq 40 \text{ ns (H8/3003 } t_{ACC3} \text{)}$
 - t_{RDH}
 - $t_{RDH} = t_{CHZ} \text{ (min)}$
 $= 0 \text{ ns} \geq 0 \text{ ns (H8/3003 } t_{RDH} \text{)}$
- HM62832H-45:
 - t_{DW} and t_{DH}
 - $t_{DW} = t_{WDS1} \text{ (min)}$
 $= 60 \text{ ns} \geq 20 \text{ ns (HM62832H-45 } t_{DW} \text{)}$
 - $t_{DH} = t_{WDH} \text{ (min)}$
 $= 20 \text{ ns} \geq 0 \text{ ns (HM62832H-45 } t_{DH} \text{)}$
 - t_{CW} and t_{WP}
 - $t_{CW} = T_1 + T_2 + t_{AD} \text{ (min)} - t_{AD} \text{ (max)}$
 $= 83.3 + 83.3 + 0 - 35$
 $= 131.6 \text{ ns} \geq 25 \text{ ns (HM62832H-45 } t_{CW} \text{)}$
 - $t_{WP} = t_{WSW1} \text{ (min)}$
 $= 55 \text{ ns} \geq 25 \text{ ns (HM62832H-45 } t_{WP} \text{)}$




Figure 3.3 Read/Write Timing Chart

3.1.3 Circuit Diagram




Figure 3.4 Circuit Diagram

3.2 EPROM (HN27C256-70) Interface

MCU: H8/3003

Function: Mode 4 (16-bit data bus, 16-Mbyte address space)

3.2.1 Specifications

The H8/3003 mode 4 (16-bit data bus, 16-Mbyte address space) interface with an EPROM (HN27C256-70) is shown in figure 3.5.




Figure 3.5 Block Diagram of H8/3003 and HN27C256-70 Interface

As shown in figure 3.6, area 0 (H'000000–H'1FFFFFF) of the 16-Mbyte memory space is allotted. The area 0 bus controller settings are as follows:

- Data bus width: 16 bit bus
- Number of states: 2 states
- Wait mode: wait disabled




Figure 3.6 Memory Map

3.2.2 Data Read

Figure 3.7 shows the data read timing chart. When directly connecting the H8/3003 and HN27C256-70, check whether the following timing conditions are satisfied:

- H8/3003:
 - t_{ACC1} and t_{ACC3} (read data access times)
 - t_{RDH} (read data hold time)

Figure 3.7 shows the timing as follows:

- H8/3003:
 - t_{ACC1} and t_{ACC3}

$$t_{ACC1} = t_{CE} (\text{max})$$

$$= 70 \text{ ns} \leq 80 \text{ ns (H8/3003 } t_{ACC1})$$

$$t_{ACC3} = t_{OE} (\text{max})$$

$$= 40 \text{ ns} \leq 40 \text{ ns (H8/3003 } t_{ACC3})$$
 - t_{RDH}

$$t_{RDH} = t_{DOH} (\text{min})$$

$$= 5 \text{ ns} \geq 0 \text{ ns (H8/3003 } t_{RDH})$$




Figure 3.7 Read Timing Chart

3.2.3 Circuit Diagram




Figure 3.8 HN27C256-70 Interface

As shown in figure 3.10, area 4 (H'800000–H'9FFFFFF) of the 16-Mbyte memory space is allotted. The area 4 bus controller settings are as follows:

- Data bus width: 8 bit bus
- Number of states: 3 states
- Wait mode: pin wait mode 1
- Number of waits: 2 states




Figure 3.10 Memory Map

3.3.2 Wait Signal Generator

Figure 3.11 shows the wait signal generator circuit. Figure 3.12 shows the wait timing chart. When the H8/3003 and HD63310RP20 are connected, read/write from the H8/3003 is not conducted correctly while the HD63310RP20 is performing other processes. Therefore, a wait cycle is inserted in the read/write cycle until the HD63310RP20's READY signal falling edge, effecting a wait period to the end of HD63310RP20 processing.




Figure 3.11 Wait Signal Generator




Figure 3.12 Wait Timing Chart

The WAIT signal is driven low at the falling edge of RDS and WRS. The READY signal is detected at the ϕ clock rising edge, and after detection of low level, the read cycle time is delayed by one clock, the write cycle follows immediately, and the WAIT signal is driven high.

3.3.3 Data Read/Write

Figure 3.13 shows the data read timing chart and figure 3.14 the write timing chart. When connecting the H8/3003 and HD63310RP20, check whether the following timing conditions are satisfied:

- H8/3003:
 - t_{RDS} (read data setup time)
 - t_{RDH} (read data hold time)
- HD63310RP20:
 - t_{DSW} (data input setup time)
 - t_{DHW} (data input hold time)

During the read cycle, HD63310RP20 data output timing is dependent on the READY signal falling edge. When calculating t_{RDS} , the READY signal falling edge timing becomes important, but as this timing varies widely due to HD63310RP20 operating conditions, t_{RDS} calculation has been performed using α to indicate the time from the READY signal falling edge to the next clock rising edge.

Figure 3.13 shows the timings as follows:

- H8/3003:
 - t_{RDS} and t_{RDH}

$$\begin{aligned} t_{RDS} &= \alpha (\text{min}) + T_W + T_W + t_{CH} (\text{min}) - t_{DDR} (\text{max}) \\ &= 0 + 83.3 + 83.3 + 30 - 120 \\ &= 76.6 \text{ ns} \geq 20 \text{ ns (H8/3003 } t_{RDS} \text{)} \end{aligned}$$

$$\begin{aligned} t_{RDH} &= t_{DHR} (\text{min}) + t_{DEL1} (\text{min}) \\ &= 10 + 0 \\ &= 10 \text{ ns} \geq 0 \text{ ns (H8/3003 } t_{RDH} \text{)} \end{aligned}$$
- HD63310RP20:
 - t_{DSW} and t_{DHW}

$$\begin{aligned} t_{DSW} &= T_2 + T_W \times 2 + t_{CH} (\text{min}) + t_{SD} (\text{min}) + t_{DEL2} (\text{min}) - t_{WSD} (\text{max}) + t_{WDS2} (\text{min}) \\ &= 83.3 + 83.3 \times 2 + 30 + 0 + 0 - 35 + 10 \\ &= 254.9 \text{ ns} \geq 60 \text{ ns (HD63310RP20 } t_{DSW} \text{)} \end{aligned}$$

$$\begin{aligned} t_{DHW} &= t_{WDH} (\text{min}) - t_{DEL2} (\text{max}) \\ &= 20 - 8.5 \\ &= 11.5 \text{ ns} \geq 0 \text{ ns (HD63310RP20 } t_{DHW} \text{)} \end{aligned}$$




Figure 3.13 Read Timing Chart




Figure 3.14 Write Timing Chart

3.3.4 Circuit Diagram




Figure 3.15 Circuit Diagram

3.4 Mask ROM (HN62444BNP) Interface

MCU: H8/3003

Function: Mode 4 (16-bit data bus, 16-Mbyte address space)

3.4.1 Specifications

The H8/3003 mode 4 (16-bit data bus, 16-Mbyte address space) interface with a mask ROM (HN62444BNP) is shown in figure 3.16.




Figure 3.16 Block Diagram of H8/3003 and HN62444BNP Interface

As shown in figure 3.17, area 2 (H'400000–H'5FFFFFFF) of the 16-Mbyte memory space is allotted. The area 2 bus controller settings are as follows:

- Data bus width: 16 bit bus
- Number of states: 3 states
- Wait mode: pin wait mode 0




Figure 3.17 Memory Map

3.4.2 Data Read

Figure 3.18 shows the read timing chart. When directly connecting the H8/3003 and HN62444BNP, check whether the following timing conditions are satisfied:

- H8/3003:
 - t_{ACC2} and t_{ACC4} (read data access times)
 - t_{RDH} (read data hold time)

From figure 3.18, the timings are as follows:

- H8/3003:
 - t_{ACC2} and t_{ACC4}

$$t_{ACC2} = t_{ACE} (\text{max})$$

$$= 120 \text{ ns} \leq 160 \text{ ns (H8/3003 } t_{ACC2})$$

$$t_{ACC4} = t_{OE} (\text{max})$$

$$= 55 \text{ ns} \leq 120 \text{ ns (H8/3003 } t_{ACC4})$$
 - t_{RDH}

$$t_{RDH} = t_{DHO} (\text{min})$$

$$= 0 \text{ ns} \geq 0 \text{ ns (H8/3003 } t_{RDH})$$




Figure 3.18 Read Timing Chart

3.4.3 Circuit Diagram




Figure 3.19 Circuit Diagram

3.5 Dummy SRAM (HM65256B-10) Interface

MCU: H8/3003

Function: Mode 4 (16-bit data bus, 16-Mbyte address space)

3.5.1 Specifications

The H8/3003 mode 4 (16-bit data bus, 16-Mbyte address space) interface with a dummy SRAM (HM65256B-10) is shown in figure 3.20.




Figure 3.20 Block Diagram of H8/3003 and HM65256B Interface

As shown in figure 3.21, area 3 (H'600000–H'7FFFFFFF) of the 16-Mbyte memory space is allotted. The area 3 bus controller settings are as follows:

- Data bus width: 16 bit bus
- Number of states: 3 states
- Wait mode: pin wait mode 0
- Refresh controller: dummy SRAM mode




Figure 3.21 Memory Map

3.5.2 Data Read/Write

Figure 3.22 shows the read/write timing chart. When connecting the H8/3003 and HM65256B-10, confirm whether the following are satisfied:

- H8/3003:
 - t_{RDS} (read data setup time)
 - t_{RDH} (read data hold time)
- HM65256B-10:
 - t_{DW} (data input setup time)
 - t_{DH} (data input hold time)
 - t_p (chip enable pre-charge time)
 - t_{CE} (chip enable pulse width)
 - t_{RC} (random read/write cycle time)

Figure 3.22 shows the timing as follows:

- H8/3003:
 - t_{RDS} and t_{RDH}

$$\begin{aligned}
 t_{RDS} &= T_2 + t_{CH}(\min) - t_{ASD}(\max) - t_{DEL}(\max) - t_{OEA}(\max) \\
 &= 83.3 + 30 - 35 - 14.8 - 40 \\
 &= 23.5 \text{ ns} \geq 10 \text{ ns (H8/3003 } t_{RDS})
 \end{aligned}$$

$$\begin{aligned}
 t_{RDH} &= t_{OHZ}(\min) + t_{DEH}(\min) \\
 &= 25 + 4 \\
 &= 29 \text{ ns} \geq 0 \text{ ns (H8/3003 } t_{RDH})
 \end{aligned}$$
- HM65256B-10:
 - t_{DW} and t_{DH}

$$\begin{aligned}
 t_{DW} &= T_2 + t_{CH}(\min) - t_{WSD}(\max) + t_{WDS2}(\min) \\
 &= 83.3 + 30 - 35 + 10 \\
 &= 88.3 \text{ ns} \geq 20 \text{ ns (HM65256B-10 } t_{DW})
 \end{aligned}$$

$$\begin{aligned}
 t_{DH} &= t_{WDH}(\min) \\
 &= 20 \text{ ns} \geq 5 \text{ ns (HM65256B-10 } t_{DH})
 \end{aligned}$$

— t_P , t_{CE} , and t_{RC}

$$\begin{aligned} t_P &= t_{RP}(\text{min}) \\ &= 55 \text{ ns} \geq 50 \text{ ns (HM65256B-10 } t_P) \end{aligned}$$

$$\begin{aligned} t_{CE} &= t_{CL}(\text{min}) + T_2 + t_{CH}(\text{min}) + t_{RAD3}(\text{min}) - t_{RAD1}(\text{max}) \\ &= 30 + 83.3 + 30 + 0 - 30 \\ &= 113.3 \text{ ns} \geq 100 \text{ ns (HM65256B-10 } t_{CE}) \end{aligned}$$

$$\begin{aligned} t_{RC} &= t_{CL}(\text{min}) + T_2 + t_{CH}(\text{min}) + t_{RAD3}(\text{min}) - t_{RAD1}(\text{max}) + t_{RP}(\text{min}) \\ &= 30 + 83.3 + 30 + 0 - 30 + 55 \\ &= 168.3 \text{ ns} \geq 160 \text{ ns (HM65256B-10 } t_{RC}) \end{aligned}$$

3.5.3 Refresh Timing

Figure 3.23 shows the refresh timing. The HM65256B-10 refresh is conducted by the HM65256B-10's auto-refresh function using the H8/3003's refresh controller. The HM65256B-10 refresh runs at 256 cycles/4 ms, therefore the refresh cycle is $4 \text{ ms}/256 = 15.625 \mu\text{s}$.

To satisfy this refresh cycle, the refresh controller drives the REFS signal low every $15.5 \mu\text{s}$ ($12 \text{ MHz}/2 \times 93$).

Check that the following conditions are satisfied for timing design during refresh:

- HM65256B-10:

- t_{FP} (refresh pre-charge time)

$$\begin{aligned} t_{\text{FP}} &= t_{\text{CL}} (\text{min}) + T_1 + t_{\text{RAD2}} (\text{min}) + t_{\text{DEL}} (\text{min}) - t_{\text{RAD3}} (\text{max}) - t_{\text{DEH}} (\text{max}) \\ &= 30 + 83.3 + 0 + 2.5 - 30 - 6.6 \\ &= 79.2 \text{ ns} \geq 30 \text{ ns (HM65256B-10 } t_{\text{FP}}) \end{aligned}$$

- t_{FAP} (refresh command pulse width).

$$\begin{aligned} t_{\text{FAP}} &= T_1 + t_{\text{CH}} (\text{min}) + t_{\text{RAD3}} (\text{min}) + t_{\text{DEH}} (\text{min}) - t_{\text{RAD2}} (\text{max}) - t_{\text{DEL}} (\text{max}) \\ &= 83.3 + 30 + 0 + 3 - 30 - 6.3 \\ &= 80 \text{ ns} \geq 80 \text{ ns (HM65256B-10 } t_{\text{FAP}}) \end{aligned}$$




Figure 3.23 Refresh Timing

3.5.4 Circuit Diagram




Figure 3.24 Circuit Diagram

3.6 DRAM (HM514260-7) Interface

MCU: H8/3003

Function: Mode 4 (16-bit data bus, 16-Mbyte address space)

3.6.1 Specifications

The H8/3003 mode 4 (16-bit data bus, 16-Mbyte address space) interface with a DRAM (HM514260-7) is shown in figure 3.25.




Figure 3.25 Block Diagram of H8/3003 and HM514260-7 Interface

As shown in figure 3.26, area 3 (H'600000-H'7FFFFFFF) of the 16-Mbyte address space is allotted. The area 3 bus controller settings are as follows:

- Data bus width: 16 bit bus
- Number of states: 3 states
- Wait mode: Pin wait mode 0
- Refresh controller: 2CAS method, 4-Mbit DRAM




Figure 3.26 Memory Map

3.6.2 Data Read/Write

Figure 3.27 shows the read/write timing chart. When directly connecting the H8/3003 and HM514260-7, check that the following are satisfied:

- H8/3003:
 - t_{CAC} (CAS access time)
 - t_{AA} (address access time)
 - t_{RAC} (RAS access time)
 - t_{RDH} (read data hold time)
- HM514260-7:
 - t_{DS} (data input setup time)
 - t_{DH} (data input hold time)
 - t_{RC} (random read/write cycle time)
 - t_{RP} (RAS pre-charge time)

Since the DRAM uses an address multiplex system, confirm that the following conditions are satisfied:

- HM514260-7:
 - t_{ASR} (row address setup time)
 - t_{RAH} (row address hold time)
 - t_{ASC} (column address setup time)
 - t_{CAH} (column address hold time)

Figure 3.27 shows the timing as follows:

- H8/3003:

— t_{CAC} , t_{AA} , t_{RAC} , and t_{RDH}

$$\begin{aligned} t_{CAC} &= t_{CAC}^{(max)} \\ &= 20 \text{ ns} \leq 40 \text{ ns (H8/3003 } t_{CAC}) \end{aligned}$$

$$\begin{aligned} t_{AA} &= t_{AA}^{(max)} \\ &= 35 \text{ ns} \leq 55 \text{ ns (H8/3003 } t_{AA}) \end{aligned}$$

$$\begin{aligned} t_{RAC} &= t_{RAC}^{(max)} \\ &= 70 \text{ ns} \leq 120 \text{ ns (H8/3003 } t_{RAC}) \end{aligned}$$

$$\begin{aligned} t_{RDH} &= t_{OFF1}^{(min)} \\ &= 0 \text{ ns} \geq 0 \text{ ns (H8/3003 } t_{RDH}) \end{aligned}$$

- HM514260-7:

— t_{DS} , t_{DH} , t_{RC} , and t_{RP}

$$\begin{aligned} t_{DS} &= t_{WDS3}^{(min)} \\ &= 40 \text{ ns} \geq 0 \text{ ns (HM514260-7 } t_{DS}) \end{aligned}$$

$$\begin{aligned} t_{DH} &= t_{CL}^{(min)} + t_{CH}^{(min)} + t_{SD}^{(min)} + t_{WDH}^{(min)} - t_{ASD}^{(max)} \\ &= 30 + 30 + 0 + 20 - 30 \\ &= 50 \text{ ns} \geq 15 \text{ ns (HM514260-7 } t_{DH}) \end{aligned}$$

$$\begin{aligned} t_{RC} &= t_{CL}^{(min)} + T2 + T3 + t_{CH}^{(min)} + t_{ASD}^{(min)} - t_{ASD}^{(max)} \\ &= 30 + 83.3 + 83.3 + 30 + 0 - 30 \\ &= 196.6 \text{ ns} \geq 130 \text{ ns (HM514260-7 } t_{RC}) \end{aligned}$$

$$\begin{aligned} t_{RP} &= t_{RP}^{(min)} \\ &= 55 \text{ ns} \geq 50 \text{ ns (HM514260-7 } t_{DS}) \end{aligned}$$

- HM514260-7:

— t_{ASR} , t_{RAH} , t_{ASC} , and t_{CAH}

$$\begin{aligned} t_{ASR} &= t_{AS1}^{(min)} \\ &= 10 \text{ ns} \geq 0 \text{ ns (HM514260-7 } t_{ASR}) \end{aligned}$$

$$\begin{aligned} t_{RAH} &= t_{RAH}^{(min)} \\ &= 15 \text{ ns} \geq 10 \text{ ns (HM514260-7 } t_{RAH}) \end{aligned}$$

$$\begin{aligned} t_{ASC} &= t_{AS1}^{(min)} \\ &= 10 \text{ ns} \geq 10 \text{ ns (HM514260-7 } t_{ASC}) \end{aligned}$$

$$\begin{aligned} t_{CAH} &= T2 + T3 + t_{AD}^{(min)} - t_{AD}^{(max)} \\ &= 83.3 + 83.3 + 0 - 35 \\ &= 131.6 \text{ ns} \geq 15 \text{ ns (HM514260-7 } t_{CAH}) \end{aligned}$$

- HM514260-7:

— t_{RAS} , t_{CAS} , t_{CSH} , and t_{RSH}

$$\begin{aligned} t_{RAS} &= t_{CL (min)} + T2 + t_{CH (min)} + t_{RAD3 (min)} - t_{ASD (max)} \\ &= 30 + 83.3 + 30 + 0 - 35 \\ &= 108.3 \text{ ns} \geq 70 \text{ ns (HM514260-7 } t_{RAS}) \end{aligned}$$

$$\begin{aligned} t_{CAS} &= t_{CL (min)} + t_{CH (min)} + t_{SD (min)} - t_{ASD (max)} \\ &= 30 + 30 + 0 - 35 \\ &= 25 \text{ ns} \geq 20 \text{ ns (HM514260-7 } t_{CAS}) \end{aligned}$$

$$\begin{aligned} t_{CSH} &= t_{CL (min)} + T2 + t_{CH (min)} + t_{SD (min)} - t_{ASD (max)} \\ &= 30 + 83.3 + 30 + 0 - 35 \\ &= 108.3 \text{ ns} \geq 70 \text{ ns (HM514260-7 } t_{CSH}) \end{aligned}$$

$$\begin{aligned} t_{RSH} &= t_{CL (min)} + t_{CH (min)} + t_{RAD3 (min)} - t_{ASD (max)} \\ &= 30 + 30 + 0 - 35 \\ &= 25 \text{ ns} \geq 20 \text{ ns (HM514260-7 } t_{RSH}) \end{aligned}$$




Figure 3.27 Read/Write Timing

3.6.3 Refresh

Figure 3.28 shows the CAS before RAS timing chart. When directly connecting the H8/3003 to the HM514260-7, check that the following are satisfied.

- HM514260-7:
 - t_{CSR} (CAS setup time)
 - t_{CHR} (CAS hold time)
 - t_{CPN} (CAS pre-charge time)
 - t_{RC} (random read/write cycle)
 - t_{RAS} (RAS pulse width)

Figure 3.28 shows the timing as follows:

- HM514260-7:
 - t_{CSR} , t_{CHR} , t_{CPN} , t_{RC} , and t_{RAS}

$$\begin{aligned}
 t_{CSR} &= t_{CSR}(\text{min}) \\
 &= 15 \text{ ns} \geq 10 \text{ ns (HM514260-7 } t_{CSR})
 \end{aligned}$$

$$\begin{aligned}
 t_{CHR} &= T2 + t_{CH}(\text{min}) + t_{SD}(\text{min}) - t_{RAD2}(\text{max}) \\
 &= 83.3 + 30 + 0 - 30 \\
 &= 83.3 \text{ ns} \geq 10 \text{ ns (HM514260-7 } t_{CHR})
 \end{aligned}$$

$$\begin{aligned}
 t_{CPN} &= t_{CL}(\text{min}) + T2 + t_{CH}(\text{min}) + t_{ASD}(\text{min}) - t_{SD}(\text{min}) \\
 &= 30 + 83.3 + 30 + 0 - 30 \\
 &= 113.3 \text{ ns} \geq 10 \text{ ns (HM514260-7 } t_{CPN})
 \end{aligned}$$

$$\begin{aligned}
 t_{RC} &= T2 + T3 + t_{CH}(\text{min}) + t_{RAD1}(\text{min}) - t_{RAD2}(\text{max}) \\
 &= 83.3 + 83.3 + 30 + 0 - 30 \\
 &= 166.6 \text{ ns} \geq 130 \text{ ns (HM514260-7 } t_{RC})
 \end{aligned}$$

$$\begin{aligned}
 t_{RAS} &= T2 + t_{CH}(\text{min}) + t_{RAD3}(\text{min}) - t_{RAD2}(\text{max}) \\
 &= 83.3 + 30 + 0 - 30 \\
 &= 83.3 \text{ ns} \geq 70 \text{ ns (HM514260-7 } t_{RAS})
 \end{aligned}$$




Figure 3.28 Refresh Timing

3.6.4 Circuit Diagram




Figure 3.29 Circuit Diagram

3.7 UPP (HD63143) Interface

MCU: H8/3003

Function: Mode 4 (16-bit data bus, 16-Mbyte address space)

3.7.1 Specifications

The H8/3003 mode 4 (16-bit data bus, 16-Mbyte address space) interface with the UPP (HD63143) is shown in figure 3.30.




Figure 3.30 Block Diagram of H8/3003 and HD63143 Interface

As shown in figure 3.31, area 6 (H'C00000–H'DFFFFFF) of the 16-Mbyte memory space is allotted. The area 6 bus controller settings are as follows:

- Data bus width: 8 bit bus
- Number of states: 3 states
- Wait mode: pin wait mode 1
- Number of waits: 1 state




Figure 3.31 Memory Map

3.7.2 Wait Signal Generator

Figure 3.32 shows the wait signal generator and figure 3.33 the wait timing chart. When the H8/3003 and HD63143 are directly connected, read/write from the H8/3003 is not conducted correctly while the HD63143 is performing other processes. Therefore, a wait cycle is inserted in the read/write cycle until the HD63143's READY signal rising edge, effecting a wait period to the end of HD63143 processing.

The READY signal's level is detected and a WAIT signal generated.




Figure 3.32 Wait Signal Generator Circuit




Figure 3.33 Wait Timing Chart

3.7.3 Data Read/Write

Figure 3.34 shows the read/write timing chart and figure 3.35 shows read/write timing for other than RAM. When connecting the H8/3003 and HD63143, check that the following are satisfied:

- H8/3003:
 - t_{RDS} (read data setup time)
 - t_{RDH} (read data hold time)
- HD63143:
 - t_{WDS} (write data setup time)
 - t_{WDH} (write data hold time)
 - t_{WDD} (write data delay time).

During read cycles other than RAM, the HD63143's data output timing depends on the READY signal falling edge. READY signal falling edge timing is important when computing t_{RDS} . However, READY signal timing differs greatly depending on the operating state of HD63143. Because of this, t_{RDS} calculation is conducted using the time (α) from the READY signal falling edge to the rising edge of next clock.

Figures 3.34 and 3.35, show the timing as follows:

- H8/3003:
 - t_{RDS} and t_{RDH} during RAM read cycle

$$\begin{aligned}
 t_{RDS} &= t_{CL}(\text{min}) + T_2 + T_W + t_{QH}(\text{min}) - t_{ASD}(\text{max}) - t_{ORDD}(\text{max}) \\
 &= 30 + 83.3 + 30 - 35 - 80 \\
 &= 111.6 \text{ ns} \geq 20 \text{ ns (H8/3003 } t_{RDS})
 \end{aligned}$$

$$\begin{aligned}
 t_{RDH} &= t_{ORDH}(\text{min}) \\
 &= 10 \text{ ns} \geq 0 \text{ ns (H8/3003 } t_{RDH})
 \end{aligned}$$
 - t_{RDS} and t_{RDH} at times other than RAM read cycle

$$\begin{aligned}
 t_{RDS} &= \alpha(\text{min}) + T_W + t_{QH}(\text{min}) - t_{RRDD}(\text{max}) \\
 &= 0 + 83.3 + 30 - 60 \\
 &= 53.3 \text{ ns} \geq 20 \text{ ns (H8/3003 } t_{RDS})
 \end{aligned}$$

$$\begin{aligned}
 t_{RDH} &= t_{ORDH}(\text{min}) \\
 &= 10 \text{ ns} \geq 0 \text{ ns (} t_{RDH})
 \end{aligned}$$

- HD63143:

— t_{WDS} and t_{WDH}

$$\begin{aligned} t_{WDS} &= T_2 + T_W + t_{CH} (\text{min}) + t_{SD} (\text{min}) - t_{WSD} (\text{max}) + t_{WDS2} (\text{min}) \\ &= 83.3 + 83.3 + 30 + 0 - 35 + 10 \\ &= 171.6 \text{ ns} \geq 100 \text{ ns (HD63143 } t_{WDS}) \end{aligned}$$

$$\begin{aligned} t_{WDH} &= t_{WDH} (\text{min}) - t_{DELH} (\text{max}) \\ &= 20 - 8.5 \\ &= 11.5 \text{ ns} \geq 5 \text{ ns (HD63143 } t_{WDH}) \end{aligned}$$

— t_{WDD}

$$\begin{aligned} t_{WDD} &= -t_{DELL} (\text{min}) - t_{WDS2} (\text{min}) \\ &= -0 - 10 \\ &= -10 \text{ ns} \leq 120 \text{ ns (HD63143 } t_{WDD}) \end{aligned}$$




Figure 3.34 Read/Write Timing Chart (RAM)




Figure 3.35 Read/Write Timing Chart (non-RAM)

The diagram illustrates a 64Kbit memory system using two 32Kbit chips: the H8/3003 and the HD63143DP. The H8/3003 is connected to a 12 MHz XTAL oscillator and a 47 KΩ pull-up resistor to +5V. Its address bus (A0-A10) is connected to the HD63143DP's address bus (A0-A10). The HD63143DP's data bus (D0-D15) is connected to the H8/3003's data bus (D0-D15). The HD63143DP's control signals (CS, R/W, OE, DS, READY) are connected to the H8/3003's control signals (AS, CS6, RD, HWR, WAIT, φ). The HD63143DP's XTAL and EXTERNAL pins are connected to a 16 MHz XTAL oscillator and a 22 pF capacitor to +5V. The HD63143DP's VCC, STBY, VSS, and VSS pins are connected to the H8/3003's VCC, STBY, VSS, and VSS pins. The HD63143DP's RES pin is connected to the H8/3003's RES pin. The HD63143DP's READY pin is connected to the H8/3003's WAIT pin. The HD63143DP's DS pin is connected to the H8/3003's φ pin. The HD63143DP's OE pin is connected to the H8/3003's RD pin. The HD63143DP's R/W pin is connected to the H8/3003's CS6 pin. The HD63143DP's CS pin is connected to the H8/3003's AS pin. The HD63143DP's READY pin is connected to the H8/3003's WAIT pin. The HD63143DP's DS pin is connected to the H8/3003's φ pin. The HD63143DP's OE pin is connected to the H8/3003's RD pin. The HD63143DP's R/W pin is connected to the H8/3003's CS6 pin. The HD63143DP's CS pin is connected to the H8/3003's AS pin.

54 Hitachi

3.8 PIO (TMP82C55AP-10) Interface

MCU: H8/3003

Function: Mode 4 (16-bit data bus, 16-Mbyte address space)

3.8.1 Specifications

The H8/3003 mode 4 (16-bit data bus, 16-Mbyte address space) interface with PIO (TMP82C55AP-10) is shown in figure 3.37.




Figure 3.37 Block Diagram of H8/3003 and TMP82C55AP Interface

As shown in figure 3.38, area 6 (H'C00000–H'DFFFFFF) of the 16-Mbyte memory space is allotted. The area 6 bus controller settings are as follows:

- Data bus width: 8 bit bus
- Number of states: 3 states
- Wait mode: programmable wait mode
- Number of waits: 1 state




Figure 3.38 Memory Map

3.8.2 Data Read/Write

Figure 3.39 shows the read/write timing chart. When directly connecting the H8/3003 and TMP82C55AP-10, check whether the following timing conditions are satisfied:

- H8/3003:
 - t_{ACC4} (read data access time)
 - t_{RDH} (read data hold time)
- TMP82C55AP-10:
 - t_{DW} (input data setup time)
 - t_{WD} (input data hold time)
 - t_{AR} (address setup time during read)
 - t_{AW} (address setup time during write)

From figure 3.39, the timings are as follows:

- H8/3003:
 - t_{ACC4} and t_{RDH}

$$\begin{aligned}
 t_{ACC4} &= t_{RD}(\text{max}) - T_W \\
 &= 100 - 83.3 \\
 &= 16.7 \text{ ns} \leq 120 \text{ ns (H8/3003 } t_{ACC4})
 \end{aligned}$$

$$\begin{aligned}
 t_{RDH} &= t_{DF}(\text{min}) \\
 &= 0 \text{ ns} \leq 0 \text{ ns (H8/3003 } t_{RDH})
 \end{aligned}$$
- TMP82C55AP-10:
 - t_{DW} and t_{WD}

$$\begin{aligned}
 t_{DW} &= T_2 + T_W + t_{QH}(\text{min}) + t_{SD}(\text{min}) - t_{WSD}(\text{max}) + t_{WDS2}(\text{min}) \\
 &= 83.3 + 83.3 + 30 + 0 - 35 + 10 \\
 &= 171.6 \text{ ns} \geq 100 \text{ ns (TMP82C55AP-10 } t_{DW})
 \end{aligned}$$

$$\begin{aligned}
 t_{WD} &= t_{WDH}(\text{min}) \\
 &= 20 \text{ ns} \geq 0 \text{ ns (TMP82C55AP-10 } t_{WD})
 \end{aligned}$$
 - t_{AR} and t_{AW}

$$\begin{aligned}
 t_{AR} &= t_{AS1}(\text{min}) \\
 &= 10 \text{ ns} \geq 0 \text{ ns (TMP82C55AP-10 } t_{AR})
 \end{aligned}$$

$$\begin{aligned}
 t_{AW} &= t_{AS2}(\text{min}) \\
 &= 50 \text{ ns} \geq 0 \text{ ns (TMP82C55AP-10 } t_{AW})
 \end{aligned}$$




Figure 3.39 Read/Write Timing Chart

3.8.3 Circuit Diagram




Figure 3.40 Circuit Diagram

3.9 RTC (HD64610) Interface

MCU: H8/3003

Function: Mode 4 (16-bit data bus, 16-Mbyte address space)

3.9.1 Specifications

The H8/3003 mode 4 (16-bit data bus, 16-Mbyte address space) interface with a calendar-clock usage device (HD64610) is shown in figure 3.41.




Figure 3.41 Block Diagram of H8/3003 and HD64610 Interface

As shown in figure 3.42, area 5 (H'A00000–H'BFFFFFF) of the 16-Mbyte memory space is allotted. The area 5 bus controller settings are as follows:

- Data bus width: 8 bit bus
- Number of states: 3 states
- Wait mode: pin wait mode 0




Figure 3.42 Memory Map

3.9.2 Data Read/Write

Figure 3.43 shows the read/write timing chart. When directly connecting the H8/3003 and HD64610, check whether the following timing conditions are satisfied:

- H8/3003:
 - t_{ACC4} (read data access time)
 - t_{RDH} (read data hold time)
- HD64610:
 - t_{DW} (input data set time)
 - t_{DH} (input data hold time)

Figure 3.43 shows the timing as follows:

- H8/3003:
 - t_{ACC4} and t_{RDH}

$$\begin{aligned}
 t_{ACC4} &= t_{OE} \text{ (max)} \\
 &= 45 \text{ ns} \leq 120 \text{ ns (H8/3003 } t_{ACC4})
 \end{aligned}$$

$$\begin{aligned}
 t_{RDH} &= t_{OHZ} \text{ (min)} \\
 &= 0 \text{ ns} \geq 0 \text{ ns (H8/3003 } t_{RDH})
 \end{aligned}$$
- HD64610:
 - t_{DW} and t_{DH}

$$\begin{aligned}
 t_{DW} &= T_2 + t_{QH} \text{ (min)} + t_{SD} \text{ (min)} - t_{WSD} \text{ (max)} + t_{WDS2} \text{ (min)} \\
 &= 83.3 + 30 + 0 - 35 + 10 \\
 &= 88.3 \text{ ns} \geq 40 \text{ ns (HD64610 } t_{DW})
 \end{aligned}$$

$$\begin{aligned}
 t_{DH} &= t_{WDH} \text{ (min)} \\
 &= 20 \text{ ns} \geq 0 \text{ ns (HD64610 } t_{DH})
 \end{aligned}$$




Figure 3.43 Read/Write Timing Chart

3.9.3 Circuit Diagram




Figure 3.44 Circuit Diagram

3.10 LCD (LM032L) Interface

MCU: H8/3003

Function: Mode 4 (16-bit data bus, 16-Mbyte address space)

3.10.1 Specifications

The H8/3003 mode 4 (16-bit data bus, 16-Mbyte address space) interface with LCD (LM032L) is shown in figure 3.45.




Figure 3.45 Block Diagram of H8/3003 and LM032L Interface

As shown in figure 3.46, area 4 (H'800000–H'9FFFFFF) of the 16-Mbyte memory space is allotted. The area 4 bus controller settings are as follows:

- Data bus width: 8 bit bus
- Number of states: 3 states
- Wait mode: pin wait mode 1
- Number of waits: 2 states




Figure 3.46 Memory Map

3.10.2 E Clock Generator

Figure 3.47 shows the E clock generator and figure 3.48 the E clock timing chart. When connecting the H8/3003 and LM032L, it is necessary to synchronize timing according to the E clock. Therefore, a ϕ clock count is made by decimal counter (74HC4017) to generate the E clock. Also, 9 wait states must be inserted to satisfy the E clock cycle time. With the H8/3003, insertion of more than 3 wait states is under control of the WAIT signal.




Figure 3.47 E Clock Generator Circuit




Figure 3.48 E Clock Timing Chart

3.10.3 Data Read/Write

Figures 3.49 and 3.50 show the read/write timing chart. When connecting the H8/3003 and LM032L, check that the following are satisfied:

- H8/3003:
 - t_{RDS} (read data setup time)
 - t_{RDH} (read data hold time)
- LM032L:
 - PW_{EH} (enable pulse width)
 - t_{DSW} (read data access time)
 - t_H (write access time)
- E clock:
 - t_{CYC} (enable cycle time).

From figure 3.49 and 3.50, the timings are as follows:

- H8/3003:
 - t_{RDS} and t_{RDH}

$$\begin{aligned}
 t_{RDS} &= t_{CL}(\min) + T_W \times 9 + t_{CH}(\min) - t_{DEL1}(\max) - t_{DEL2}(\max) - t_{DDR}(\max) \\
 &= 30 + 83.3 \times 9 + 30 - 46 - 30 - 320 \\
 &= 413.7 \text{ ns} \geq 10 \text{ ns (H8/3003 } t_{RDS})
 \end{aligned}$$

$$\begin{aligned}
 t_{RDH} &= t_{DEL1}(\min) + t_{DEL2}(\min) + t_H(\min) - t_{ASD}(\max) \\
 &= 0 + 0 + 30 - 30 \\
 &= 0 \text{ ns} \geq 0 \text{ ns (H8/3003 } t_{RDS})
 \end{aligned}$$
- Determine for LM032L:
 - PW_{EH} and t_{CYC} from the following equations:

$$\begin{aligned}
 PW_{EH} &= t_{CL}(\min) + T_W \times 9 + t_{CH}(\min) + t_{DEL1}(\min) + t_{DEL2}(\min) - t_{DEL1}(\max) - t_{DEL2}(\max) \\
 &= 30 + 83.3 \times 9 + 30 + 0 + 0 - 46 - 30 \\
 &= 733.7 \text{ ns} \geq 450 \text{ ns (LM032L } PW_{EH})
 \end{aligned}$$

$$\begin{aligned}
 t_{CYC} &= t_{CYC} \times 12 \\
 &= 83.3 \times 12 \\
 &= 1000 \text{ ns} \geq 1000 \text{ ns (LM032L } t_{CYC})
 \end{aligned}$$
 - t_{DSW} and t_H from the following equations:

$$\begin{aligned}
 t_{DSW} &= T_2 + T_W \times 7 + t_{CH}(\min) + t_{DEL1}(\min) + t_{DEL2}(\min) - t_{WSD}(\max) + t_{WSD2}(\min) \\
 &= 83.3 + 83.3 \times 7 + 30 + 0 + 0 - 30 + 10 \\
 &= 676.4 \text{ ns} \geq 195 \text{ ns (LM032L } t_{DSW})
 \end{aligned}$$

$$\begin{aligned}
 t_H &= t_{CL} (\min) + T_{W9} + t_{CH} (\min) + t_{ASD} (\min) + t_{WDH} (\min) - t_{DEL1} (\max) - t_{DEL2} \\
 &\quad (\max) \\
 &= 30 + 83.3 + 30 + 0 + 20 - 46 - 30 \\
 &= 87.3 \text{ ns} \geq 20 \text{ ns (LM032L } t_H)
 \end{aligned}$$




Figure 3.49 Read Timing Chart




Figure 3.50 Write Timing Chart

3.10.4 Circuit Diagram




Figure 3.51 Circuit Diagram

Section 4 AC Characteristics of the H8/3003

Table 4.1 lists bus timing under various conditions within the H8/3003.

Table 4.1 Bus Timing (1) (Units: ns)

Item	Symbol	Condition A*1		Condition B*2					
		8 MHz		10 MHz		12 MHz		16 MHz	
		Min	Max	Min	Max	Min	Max	Min	Max
Clock cycle time	t_{cyc}	125	500	100	500	83.3	500	62.5	500
Clock low pulse width	t_{CL}	40	—	40	—	30	—	20	—
Clock high pulse width	t_{CH}	40	—	40	—	30	—	20	—
Clock rise time	t_{CR}	—	20	—	10	—	10	—	10
Clock fall time	t_{CF}	—	20	—	10	—	10	—	10
Address delay time	t_{AD}	—	60	—	40	—	35	—	30
Address hold time	t_{AH}	25	—	20	—	15	—	10	—
Address strobe delay time	t_{ASD}	—	60	—	40	—	35	—	30
Write strobe delay time	t_{WSD}	—	60	—	40	—	35	—	30
Strobe delay time	t_{SD}	—	60	—	40	—	35	—	30
Write data strobe pulse width 1	t_{WSW1}^{*3}	85	—	70	—	55	—	35	—
Write data strobe pulse width 2	t_{WSW2}^{*3}	150	—	120	—	95	—	65	—
Address setup time 1	t_{AS1}	20	—	15	—	10	—	10	—
Address setup time 2	t_{AS2}	80	—	65	—	50	—	40	—
Read data setup time	t_{RDS}	50	—	20	—	20	—	20	—
Read data hold time	t_{RDH}	0	—	0	—	0	—	0	—
Write data delay time	t_{WDD}	—	75	—	65	—	60	—	60
Write data setup time 1	t_{WDS1}	90	—	75	—	60	—	35	—
Write data setup time 2	t_{WDS2}	15	—	10	—	10	—	5	—
Write data hold time	t_{WDH}	25	—	20	—	20	—	20	—
Read data access time 1	t_{ACC1}^{*3}	—	110	—	100	—	80	—	55
Read data access time 2	t_{ACC2}^{*3}	—	230	—	200	—	160	—	115

Notes: 1. Condition A: $V_{CC} = 2.7\text{--}5.5\text{ V}$, $AV_{CC} = 2.7\text{--}5.5\text{ V}$, $V_{ref} = 2.7\text{--}AV_{CC}$, $V_{SS} = AV_{SS} = 0\text{ V}$, $\phi = 2\text{--}8\text{ MHz}$, $T_a = -20\text{ to }+75^\circ\text{C}$ (normal specification), $T_a = -40\text{ to }+85^\circ\text{C}$ (wide temperature range specification)

2. Condition B: $V_{CC} = 5.0\text{ V} \pm 10\%$, $AV_{CC} = 5.0\text{ V} \pm 10\%$, $V_{ref} = 4.5\text{--}AV_{CC}$, $V_{SS} = AV_{SS} = 0\text{ V}$, $\phi = 2\text{--}16\text{ MHz}$, $T_a = -20\text{ to }+75^\circ\text{C}$ (normal specification), $T_a = -40\text{ to }+85^\circ\text{C}$ (wide temperature range specification)

3. See note 3 following table 4.2

Table 4.2 Bus Timing (2) (Units: ns)

Item	Symbol	Condition A*1		Condition B*2					
		8 MHz		10 MHz		12 MHz		16 MHz	
		Min	Max	Min	Max	Min	Max	Min	Max
Read data access time 3	t_{ACC3}^{*3}	—	55	—	50	—	40	—	25
Read data access time 4	t_{ACC4}^{*3}	—	160	—	150	—	120	—	85
Precharge time	t_{PCH}^{*3}	85	—	70	—	55	—	40	—
Wait setup time	t_{WTS}	40	—	35	—	25	—	25	—
Wait set hold time	t_{WTH}	10	—	10	—	5	—	5	—
Bus request setup time	t_{BRQS}	40	—	40	—	40	—	40	—
Bus acknowledge delay time 1	t_{BACD1}	—	60	—	50	—	40	—	30
Bus acknowledge delay time 2	t_{BACD2}	—	60	—	50	—	40	—	30
Bus floating time	t_{BZD}	—	70	—	60	—	50	—	40

Notes: 1: Condition A: $V_{CC} = 2.7\text{--}5.5\text{ V}$, $AV_{CC} = 2.7\text{--}5.5\text{ V}$, $V_{ref} = 2.7\text{--}AV_{CC}$, $V_{SS} = AV_{SS} = 0\text{ V}$, $\phi = 2\text{--}8\text{ MHz}$, $T_a = -20\text{ to }+75^\circ\text{C}$ (normal specification), $T_a = -40\text{ to }+85^\circ\text{C}$ (wide temperature range specification)

2: Condition B: $V_{CC} = 5.0\text{ V} \pm 10\%$, $AV_{CC} = 5.0\text{ V} \pm 10\%$, $V_{ref} = 4.5\text{--}AV_{CC}$, $V_{SS} = AV_{SS} = 0\text{ V}$, $\phi = 2\text{--}16\text{ MHz}$, $T_a = -20\text{ to }+75^\circ\text{C}$ (normal specification), $T_a = -40\text{ to }+85^\circ\text{C}$ (wide temperature range specification)

3: During 8-MHz operation the following times are dependent on the clock cycle time as indicated:

$$\begin{aligned}
 t_{ACC1} &= 1.5 \times t_{cyc} - 78 \text{ (ns)} & t_{WSW1} &= 1.0 \times t_{cyc} - 40 \text{ (ns)} \\
 t_{ACC2} &= 2.5 \times t_{cyc} - 83 \text{ (ns)} & t_{WSW2} &= 1.5 \times t_{cyc} - 38 \text{ (ns)} \\
 t_{ACC3} &= 1.0 \times t_{cyc} - 70 \text{ (ns)} & t_{PCH} &= 1.0 \times t_{cyc} - 40 \text{ (ns)} \\
 t_{ACC4} &= 2.0 \times t_{cyc} - 90 \text{ (ns)}
 \end{aligned}$$

During-10 MHz operation the following times are dependent on the clock cycle time as indicated:

$$\begin{aligned}
 t_{ACC1} &= 1.5 \times t_{cyc} - 50 \text{ (ns)} & t_{WSW1} &= 1.0 \times t_{cyc} - 30 \text{ (ns)} \\
 t_{ACC2} &= 2.5 \times t_{cyc} - 50 \text{ (ns)} & t_{WSW2} &= 1.5 \times t_{cyc} - 30 \text{ (ns)} \\
 t_{ACC3} &= 1.0 \times t_{cyc} - 50 \text{ (ns)} & t_{PCH} &= 1.0 \times t_{cyc} - 30 \text{ (ns)} \\
 t_{ACC4} &= 2.0 \times t_{cyc} - 50 \text{ (ns)}
 \end{aligned}$$

During-12 MHz operation the following times are dependent on the clock cycle time as indicated:

$$\begin{aligned}
 t_{ACC1} &= 1.5 \times t_{cyc} - 45 \text{ (ns)} & t_{WSW1} &= 1.0 \times t_{cyc} - 28 \text{ (ns)} \\
 t_{ACC2} &= 2.5 \times t_{cyc} - 48 \text{ (ns)} & t_{WSW2} &= 1.5 \times t_{cyc} - 30 \text{ (ns)} \\
 t_{ACC3} &= 1.0 \times t_{cyc} - 43 \text{ (ns)} & t_{PCH} &= 1.0 \times t_{cyc} - 28 \text{ (ns)} \\
 t_{ACC4} &= 2.0 \times t_{cyc} - 47 \text{ (ns)}
 \end{aligned}$$

During 16-MHz operation the following times are dependent on the clock cycle time as indicated:

$$\begin{aligned} t_{ACC1} &= 1.5 \times t_{cyc} - 39 \text{ (ns)} & t_{WSW1} &= 1.0 \times t_{cyc} - 28 \text{ (ns)} \\ t_{ACC2} &= 2.5 \times t_{cyc} - 41 \text{ (ns)} & t_{WSW2} &= 1.5 \times t_{cyc} - 28 \text{ (ns)} \\ t_{ACC3} &= 1.0 \times t_{cyc} - 38 \text{ (ns)} & t_{PCH} &= 1.0 \times t_{cyc} - 23 \text{ (ns)} \\ t_{ACC4} &= 2.0 \times t_{cyc} - 40 \text{ (ns)} \end{aligned}$$

Table 4.3 Bus Timing (Refresh Controller) (Units: ns)

Item	Symbol	Condition A*1		Condition B*2					
		8 MHz		10 MHz		12 MHz		16 MHz	
		Min	Max	Min	Max	Min	Max	Min	Max
$\overline{\text{RAS}}$ delay time 1	t_{RAD1}	—	60	—	30	—	30	—	30
$\overline{\text{RAS}}$ delay time 2	t_{RAD2}	—	60	—	30	—	30	—	30
$\overline{\text{RAS}}$ delay time 3	t_{RAD3}	—	60	—	30	—	30	—	30
Row address hold time	t_{RAH}^3	25	—	20	—	15	—	15	—
$\overline{\text{RAS}}$ precharge time	t_{RP}^3	85	—	70	—	55	—	40	—
$\overline{\text{CAS}}$ to RAS precharge time	t_{CRP}^3	85	—	70	—	55	—	40	—
$\overline{\text{CAS}}$ pulse width	t_{CAS}	110	—	40	—	40	—	40	—
$\overline{\text{RAS}}$ access time	t_{RAC}^3	—	160	—	150	—	120	—	85
Address access time	t_{AA}	—	105	—	55	—	55	—	55
$\overline{\text{CAS}}$ access time	t_{CAC}^3	—	50	—	50	—	40	—	25
Write data setup time 3	t_{WDS3}	75	—	40	—	40	—	40	—
$\overline{\text{CAS}}$ setup time	t_{CSR}^3	20	—	15	—	15	—	15	—
Read strobe delay time	t_{RSD}	—	60	—	30	—	30	—	30

Notes: 1. Condition A: $V_{CC} = 2.7\text{--}5.5\text{V}$, $AV_{CC} = 2.7\text{--}5.5\text{V}$, $V_{ref} = 2.7\text{--}AV_{CC}$, $V_{SS} = AV_{SS} = 0\text{ V}$, $\phi = 2\text{--}8\text{ MHz}$, $T_a = -20\text{ to }+75^\circ\text{C}$ (normal specification), $T_a = -40\text{ to }+85^\circ\text{C}$ (wide temperature range specification)

2. Condition B: $V_{CC} = 5.0\text{ V} \pm 10\%$, $AV_{CC} = 5.0\text{ V} \pm 10\%$, $V_{ref} = 4.5\text{--}AV_{CC}$, $V_{SS} = AV_{SS} = 0\text{ V}$, $\phi = 2\text{--}16\text{ MHz}$, $T_a = -20\text{ to }+75^\circ\text{C}$ (normal specification), $T_a = -40\text{ to }+85^\circ\text{C}$ (wide temperature range specification)

3. During 8-MHz operation the following times are dependent on the clock cycle time as indicated:

$$\begin{aligned} t_{RAH} &= 0.5 \times t_{cyc} - 38 \text{ (ns)} & t_{CAC} &= 1.0 \times t_{cyc} - 75 \text{ (ns)} \\ t_{RAC} &= 2.0 \times t_{cyc} - 90 \text{ (ns)} & t_{CSR} &= 0.5 \times t_{cyc} - 43 \text{ (ns)} \\ t_{RP} &= t_{CRP} = 1.0 \times t_{cyc} - 40 \text{ (ns)} \end{aligned}$$

During 10-MHz operation the following times are dependent on the clock cycle time as indicated:

$$\begin{aligned}t_{\text{RAH}} &= 0.5 \times t_{\text{cyc}} - 30 \text{ (ns)} & t_{\text{CAC}} &= 1.0 \times t_{\text{cyc}} - 50 \text{ (ns)} \\t_{\text{RAC}} &= 2.0 \times t_{\text{cyc}} - 50 \text{ (ns)} & t_{\text{CSR}} &= 0.5 \times t_{\text{cyc}} - 35 \text{ (ns)} \\t_{\text{RP}} = t_{\text{CRP}} &= 1.0 \times t_{\text{cyc}} - 30 \text{ (ns)}\end{aligned}$$

During 12-MHz operation the following times are dependent on the clock cycle time as indicated:

$$\begin{aligned}t_{\text{RAH}} &= 0.5 \times t_{\text{cyc}} - 27 \text{ (ns)} & t_{\text{CAC}} &= 1.0 \times t_{\text{cyc}} - 43 \text{ (ns)} \\t_{\text{RAC}} &= 2.0 \times t_{\text{cyc}} - 47 \text{ (ns)} & t_{\text{CSR}} &= 0.5 \times t_{\text{cyc}} - 27 \text{ (ns)} \\t_{\text{RP}} = t_{\text{CRP}} &= 1.0 \times t_{\text{cyc}} - 28 \text{ (ns)}\end{aligned}$$

During 16-MHz operation the following times are dependent on the clock cycle time as indicated.

$$\begin{aligned}t_{\text{RAH}} &= 0.5 \times t_{\text{cyc}} - 16 \text{ (ns)} & t_{\text{CAC}} &= 1.0 \times t_{\text{cyc}} - 38 \text{ (ns)} \\t_{\text{RAC}} &= 2.0 \times t_{\text{cyc}} - 40 \text{ (ns)} & t_{\text{CSR}} &= 0.5 \times t_{\text{cyc}} - 16 \text{ (ns)} \\t_{\text{RP}} = t_{\text{CRP}} &= 1.0 \times t_{\text{cyc}} - 23 \text{ (ns)}\end{aligned}$$




Figure 4.1 Timing Waveforms (Basic Bus Timing/2 States)




Figure 4.2 Timing Waveforms (Basic Bus Timing/3 States)




Figure 4.3 Timing Waveforms (Basic Bus Timing/2 States + 1 Wait)




Figure 4.4 Timing Waveforms (DRAM Bus Timing/Read-Write/2 WE Method)




Figure 4.5 Timing Waveforms (DRAM Bus Timing/Refresh)




Figure 4.6 Timing Waveforms (PSRAM Bus Timing/Read-Write)




Figure 4.7 Timing Waveforms (PSRAM Bus Timing/Refresh)

Section 5 Memory AC Characteristics

5.1 HM62832H-45 AC Characteristics

Measuring Conditions:

- $V_{CC} = 5\text{ V} \pm 10\%$, $T_a = 0\text{ to }+70^\circ\text{C}$
- Input pulse level: V_{SS} to 3.0 V
- Input rise/fall time: 5 ns
- I/O timing reference level: 1.5 V
- Output load: see figure 5.1




Figure 5.1 Output Loading Conditions

Table 5.1 Bus Timing (Read)

Item	Symbol	HM62832H-25		HM62832H-35		HM62832H-45		Units
		Min	Max	Min	Max	Min	Max	
Read cycle time	t_{RC}	25	—	35	—	45	—	ns
Address access time	t_{AA}	—	25	—	35	—	45	ns
Chip select access time	t_{ACS}	—	25	—	35	—	45	ns
CS output set time	t_{CLZ^*}	5	—	5	—	5	—	ns
Output enable access time	t_{OE}	—	12	—	15	—	20	ns
Output enable/output set time	t_{OLZ^*}	0	—	0	—	0	—	ns
Chip deselect/output floating time	t_{CHZ^*}	0	12	0	15	0	20	ns
Output disable/output floating time	t_{OHZ^*}	0	12	0	15	0	20	ns
Output hold time	t_{OH}	5	—	5	—	5	—	ns

Note: Transition is measured at ± 200 mV from the high impedance voltage due to load circuit (B) (figure 5.1). This parameter is not measured for all items but is a sample value.





Figure 5.2 Timing Waveforms (Read)

Table 5.2 Bus Timing (Write)

Item	Symbol	HM62832H-25		HM62832H-35		HM62832H-45		Units
		Min	Max	Min	Max	Min	Max	
Write cycle time	t_{WC}	25	—	35	—	45	—	ns
Chip select time	t_{CW}	15	—	20	—	25	—	ns
Address valid time	t_{AW}	20	—	30	—	40	—	ns
Address setup time	t_{AS}	0	—	0	—	0	—	ns
Write pulse time	t_{WP}	15	—	20	—	25	—	ns
Address hold time	t_{WR}	0	—	0	—	0	—	ns
Output disable/output floating time	t_{OHZ}^*	0	12	0	15	0	20	ns
\overline{WE} /output floating time	t_{WHZ}^*	0	12	0	15	0	20	ns
Input data set time	t_{DW}	12	—	15	—	20	—	ns
Input data hold time	t_{DH}	0	—	0	—	0	—	ns
\overline{WE} output set time	t_{OW}	5	—	5	—	5	—	ns

Note: Transition is measured at ± 200 mV from the high impedance voltage due to load circuit (B) (figure 5.1). This parameter is not measured for all items but is a sample value.



- Notes:
1. Write conducted during the overlap (t_{WP}) when \overline{CS} is low and \overline{WE} is low.
 2. t_{WR} specified for the end of the write cycle from whichever transition comes earlier, the \overline{WE} or \overline{CS} high transition.
 3. I/O pin in output mode during this period. At this time, a data input signal of inverse phase to the output must not be applied.
 4. When the \overline{CS} low transition occurs simultaneously with \overline{WE} low transition or after it, output stays at high impedance.
 5. $\overline{OE} = V_{IL}$
 6. Drive \overline{WE} or \overline{CS} high during address transition.

Figure 5.3 Timing Waveforms (Write)

5.2 HN27C256HG-70 AC Characteristics

Table 5.3 Bus Timing (Read)

Item	Symbol	HN27C256HG-70		HN27C256HG-85		Units
		Min	Max	Min	Max	
Access time	t_{ACC}	—	70	—	85	ns
\overline{CE} /output delay time	t_{CE}	—	70	—	85	ns
\overline{OE} /output delay time	t_{OE}	—	40	—	45	ns
Output disable delay time	t_{DF*}	0	30	0	30	ns
Data output hold time	t_{OH}	5	—	5	—	ns

Note: t_{DF} defined as the condition when the release state is reached and the output level can no longer be referenced.




Figure 5.4 HN27C256HG-70 Timing Waveforms (Read)

5.3 HN62444BNP AC Characteristics

Table 5.4 Bus Timing

Item	Symbol	Min	Max	Units
Cycle time	t_{RC}	120	—	ns
Nibble cycle time	t_{NC}	70	—	ns
Address access time	t_{AA}	—	120	ns
Nibble address access time	t_{NA}	—	70	ns
\overline{CE} access time	t_{ACE}	—	120	ns
\overline{OE} access time	t_{OE}	—	55	ns
Address/output hold time	t_{DHA}	0	—	ns
\overline{CE} /output hold time	t_{DHC}	0	—	ns
\overline{OE} /output hold time	t_{DHO}	0	—	ns
\overline{CE} /output floating time	t_{CHZ}^*	—	40	ns
\overline{OE} /output floating time	t_{OHZ}^*	—	40	ns
\overline{CE} /output set time	t_{CLZ}	5	—	ns
\overline{OE} /output set time	t_{OLZ}	5	—	ns

Note: t_{CHZ} and t_{OHZ} are specified as times until output reaches the release state, and are not determined by output voltage level.




Figure 5.5 HN62444BNP Timing Waveforms (Read)

5.4 HM65256B-12 AC Characteristics

Table 5.5 Bus Timing

Item	Sym- bol	HM65256B-10		HM65256B-12		HM65256B-15		HM65256B-20		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
Random read/write cycle time	t_{RC}	160	—	190	—	235	—	310	—	ns
SC mode read/write cycle time	t_{RSC}	55	—	65	—	80	—	105	—	ns
Chip enable access time	t_{CEA}	—	100	—	120	—	150	—	200	ns
Address access time	t_{AA}	—	50	—	60	—	75	—	100	ns
Output enable access time	t_{OEA}	—	40	—	50	—	60	—	75	ns
Chip disable/ output delay (high Z)	t_{CHZ}	—	25	—	25	—	30	—	35	ns
Chip enable/ output delay (low Z)	t_{CLZ}	30	—	30	—	35	—	40	—	ns
Output enable/ output delay (low Z)	t_{OLZ}	10	—	10	—	10	—	10	—	ns
Output disable/ output delay (high Z)	t_{OHZ}	—	25	—	25	—	30	—	35	ns
Chip enable pulse width	t_{CE}	100n	4m	120n	4m	150n	4m	200n	4m	s
Chip enable pre-charge time	t_P	50	—	60	—	75	—	100	—	ns

Table 5.5 Bus Timing (cont)

Item	Symbol	HM65256B-10		HM65256B-12		HM65256B-15		HM65256B-20		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
Address setup time	t_{AS}	0	—	0	—	0	—	0	—	ns
Row address hold time	t_{RAH}	20	—	20	—	25	—	30	—	ns
Column address hold time	t_{CAH}	100	—	120	—	150	—	200	—	ns
Read command setup time	t_{RCS}	0	—	0	—	0	—	0	—	ns
Read command hold time	t_{RCH}	0	—	0	—	0	—	0	—	ns
Output enable hold time	t_{OHC}	0	—	0	—	0	—	0	—	ns
Output enable/ chip enable delay time	t_{OCD}	0	—	0	—	0	—	0	—	ns
Output hold time (from column address)	t_{CH}	5	—	5	—	5	—	10	—	ns
Write command pulse width	t_{WP}	25	—	25	—	30	—	35	—	ns
Chip enable time	t_{CW}	100	—	120	—	150	—	200	—	ns
Column address setup time (for write)	t_{ASW}	0	—	0	—	0	—	0	—	ns
Column address hold time (after write)	t_{AHW}	0	—	0	—	0	—	0	—	ns

Table 5.5 Bus Timing (cont)

Item	Symbol	HM65256B-10		HM65256B-12		HM65256B-15		HM65256B-20		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
Input data set time	t_{DW}	20	—	20	—	25	—	30	—	ns
Input data hold time (after write)	t_{DH}	0	—	0	—	0	—	0	—	ns
Write disable/ t_{OW} output delay (low Z)		5	—	5	—	5	—	5	—	ns
Write enable/ t_{WHZ} output delay (high Z)		—	25	—	25	—	30	—	35	ns
Transition time (rise/fall)	t_T	3	50	3	50	3	50	3	50	ns
Refresh command delay time	t_{RFD}	50	—	60	—	75	—	100	—	ns
Refresh pre-charge time	t_{FP}	30	—	30	—	30	—	30	—	ns
Refresh command pulse width (auto-refresh)	t_{FAP}	80	10000	80	10000	80	10000	80	10000	ns
Auto-refresh cycle time	t_{FC}	160	—	190	—	235	—	310	—	ns
Refresh command pulse width (self-refresh)	t_{FAS}	10000	—	10000	—	10000	—	10000	—	ns
Refresh set time (self-refresh)	t_{FRS}	160	—	190	—	235	—	310	—	ns
Refresh cycle	t_{REF}	—	4	—	4	—	4	—	4	ms

Notes: 1. Measuring conditions ($V_{CC} = 5\text{ V} \pm 10\%$, $T_a = 0\text{ to }+70^\circ\text{C}$)

Input pulse level = 2.4 V, 0.4 V

Input rise and fall time = 5 ns

Input timing reference level = 2.2 V, 0.8 V

Output reference level = $V_{CH} = 2.0\text{ V}$, $V_{OL} = 0.8\text{ V}$

Output load = 1TTL + 100 pF (including jig and scope)

2. t_{CHZ} , t_{OHZ} and, t_{WHZ} are specified as times when output has reached open circuit condition.

3. Sample value under conditions of $t_r = 5 \text{ ns}$ for t_{CLZ} , t_{OLZ} , and t_{OW} . This value is not measured for all items.
4. Write is conducted in the overlap when \overline{CE} and \overline{WE} are low.
5. When \overline{CS} low occurs simultaneously with \overline{WE} low or after it, output stays at high impedance.
6. When an input signal of inverse phase to the output is applied in the write cycle, \overline{OE} or \overline{WE} must disable the output buffer prior to applying data to the device. Then data input must be floated before the output buffer's \overline{OE} or \overline{WE} is asserted.
7. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are input signal measurement timing reference levels. Therefore, the transition time is measured between V_{IH} and V_{IL} .
8. Standby for $100 \mu\text{s}$ or more after power on, and add at least 8 initialize cycles.
9. When self-refresh ends, fix \overline{CE} and \overline{OE} High during self-refresh set time (t_{FRS}) to reset self-refresh operation in RAM. When conducting an auto-refresh following a self-refresh, drive \overline{OE} low on completion of t_{FRS} at the start of auto-refresh.




Figure 5.6 HM65256B-12 Timing Waveforms (Read)




Figure 5.7 HM65256B-12 Timing Waveforms (Write)




Figure 5.8 HM65256B-12 Timing Waveforms (Refresh)

5.5 HM514260 AC Characteristics

Table 5.6 Bus Timing (Common)

Item	Symbol	HM514260A-7 HM51S4260A-7		HM514260A-8 HM51S4260A-8		HM514260A-10 HM51S4260A-10		Units
		Min	Max	Min	Max	Min	Max	
Random read/write cycle	t_{RC}	130	—	150	—	180	—	ns
RAS precharge time	t_{RP}	50	—	60	—	70	—	ns
RAS pulse width	t_{RAS}	70	10000	80	10000	100	10000	ns
CAS pulse width	t_{CAS}	20	10000	30	10000	25	10000	ns
Row address setup time	t_{ASR}	0	—	0	—	0	—	ns
Row address hold time	t_{RAH}	10	—	10	—	15	—	ns
Column address setup time	t_{ASC}	0	—	0	—	0	—	ns
Column address hold time	t_{CAH}	15	—	15	—	20	—	ns
RAS CAS delay time	t_{RCD}	20	50	20	60	25	75	ns
RAS column address delay time	t_{RAD}	15	35	15	40	20	55	ns
RAS hold time	t_{RSH}	20	—	20	—	25	—	ns
CAS hold time	t_{CSH}	70	—	80	—	100	—	ns
CAS RAS precharge time	t_{CRP}	15	—	15	—	15	—	ns
\overline{OE} /data input delay time	t_{ODD}	20	—	20	—	25	—	ns
\overline{OE} delay time from data input	t_{DZO}	0	—	0	—	0	—	ns
CAS delay time from data input	t_{DZC}	0	—	0	—	0	—	ns
Transition time (rise/fall)	t_T	3	50	3	50	3	50	ns
Refresh cycle	t_{REF}	—	8	—	8	—	8	ms
Refresh cycle (L version)	t_{REF}	—	128	—	128	—	128	ms

Note: Measuring Conditions ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{V}$)

Input rise and fall time = 5 ns

Input timing reference level = 2.4 V, 0.8 V

Output load = 2 TTL + C_L (100 pF) (including jig and scope)

Table 5.7 Bus Timing (Read)

Item	Symbol	HM514260A-7 HM51S4260A-7		HM514260A-8 HM51S4260A-8		HM514260A-10 HM51S4260A-10		Units
		Min	Max	Min	Max	Min	Max	
Access time from $\overline{\text{RAS}}$	t _{RAC}	—	70	—	80	—	100	ns
Access time from $\overline{\text{CAS}}$	t _{CAC}	—	20	—	20	—	25	ns
Access time from address	t _{AA}	—	35	—	40	—	45	ns
Access time from $\overline{\text{OE}}$ t _{OAC}	t _{OAC}	—	20	—	20	—	25	ns
Read command setup time	t _{RCS}	0	—	0	—	0	—	ns
Read command hold time (for $\overline{\text{CAS}}$)	t _{RCH}	0	—	0	—	0	—	ns
Read command hold time (for $\overline{\text{RAS}}$)	t _{RRH}	0	—	0	—	0	—	ns
Column address/ $\overline{\text{RAS}}$ read time	t _{RAL}	35	—	40	—	45	—	ns
Output buffer turn-off time	t _{OFF1}	0	15	0	15	0	20	ns
Output buffer turn-off time (for $\overline{\text{OE}}$)	t _{OFF2}	0	15	0	15	0	20	ns
$\overline{\text{CAS}}$ /data input delay time	t _{CDD}	15	—	15	—	20	—	ns

Table 5.8 Bus Timing (Write)

Item	Symbol	HM514260A-7 HM51S4260A-7		HM514260A-8 HM51S4260A-8		HM514260A-10 HM51S4260A-10		Units
		Min	Max	Min	Max	Min	Max	
Write command setup time	t_{WCS}	0	—	0	—	0	—	ns
Write command hold time	t_{WCH}	15	—	15	—	20	—	ns
Write command pulse width	t_{WP}	10	—	10	—	20	—	ns
Write command/ \overline{RAS} read time	t_{RWL}	20	—	20	—	25	—	ns
Write command/ \overline{CAS} read time	t_{CWL}	20	—	20	—	25	—	ns
Data input setup time	t_{DS}	0	—	0	—	0	—	ns
Data input hold time	t_{DH}	15	—	15	—	20	—	ns
CAS/ \overline{OE} delay time	t_{COD}	—	0	—	0	—	0	ns

Table 5.9 Bus Timing (Refresh)

Item	Symbol	HM514260A-7 HM51S4260A-7		HM514260A-8 HM51S4260A-8		HM514260A-10 HM51S4260A-10		Units
		Min	Max	Min	Max	Min	Max	
CAS setup time (CAS before RAS refresh cycle)	t_{CSR}	10	—	10	—	10	—	ns
\overline{CAS} hold time (\overline{CAS} before RAS refresh cycle)	t_{CHR}	10	—	10	—	10	—	ns
\overline{RAS} precharge/ \overline{CAS} hold time	t_{RPC}	10	—	10	—	10	—	ns
Normal mode/ \overline{CAS} precharge time	t_{CPN}	10	—	10	—	10	—	ns




Figure 5.9 HN5116640 Timing Waveforms (Read)




Figure 5.10 HN5116640 Timing Waveforms (Write)

Section 6 Peripheral LSI AC Characteristics

6.1 HD63310RP20 AC Characteristics

Table 6.1 Bus Timing

Num- ber	Item	Symbol	HD63310RP20		Units	
			Min	Max		
1	Address setup time (A0–A9)	t _{AS}	0	—	ns	
2	Address hold time (A0–A9)	t _{AH}	0	—	ns	
3	Address setup time (RS)	t _{ASRS}	0	—	ns	
4	Address hold time (RS)	t _{AHRS}	15	—	ns	
5	Address setup time (AS)	t _{ASAS}	40	—	ns	
6	Address hold time (AS)	t _{AHAS}	0	—	ns	
7	\overline{AS} input Low pulse width	t _{ASLW}	40	—	ns	
8	\overline{AS} setup time	t _{ASS}	0	—	ns	
9	\overline{READY} delay time (during read)	t _{RYRD}	—	*1	ns	
10	\overline{READY} release time (during read)	t _{RYRH}	0	60	ns	
11	Data output delay time	Direct addressing mode	t _{DDR}	—	120	ns
		Indirect addressing/FIFO mode		—	170	ns
11A	Access time *2	Direct addressing mode	t _{ACC}	—	200	ns
		Indirect addressing/FIFO mode		—	250	ns
12	Data output hold time	t _{DHR}	10	—	ns	
13	Data output 3-state off time	t _{DTOF}	—	60	ns	
14	Data output 3-state on time	t _{DTON}	—	60	ns	
15	\overline{READY} delay time (during write)	t _{RYWD}	—	*1	ns	
16	\overline{READY} release time (during write)	t _{RYWH}	0	60	ns	
17	Data input setup time	t _{DSW}	60	—	ns	
18	Data input hold time	t _{DHW}	0	—	ns	

Table 6.1 Bus Timing (cont)

Num- ber	Item	Symbol	HD63310RP20		Units	
			Min	Max		
19	$\overline{\text{RDS}}$ hold time	Direct addressing mode	t_{RDSH}	120	—	ns
		Indirect addressing/FIFO mode		170	—	ns
20	$\overline{\text{WRS}}$ hold time	Other than FIFO mode	t_{WRSH}	120	—	ns
		During FIFO mode		170	—	ns
21	$\overline{\text{RDS}}$ recovery time		t_{RRC}	70	—	ns
22	$\overline{\text{WRS}}$ recovery time		t_{WRC}	70	—	ns
23	$\overline{\text{RDS}} \times \overline{\text{WRS}}$ recovery time		t_{RWRC}	70	—	ns
24	$\overline{\text{WRS}} \times \overline{\text{RDS}}$ recovery time		t_{WRRC}	70	—	ns

- Notes: 1. The READY signal is for synchronization, and the output delay time varies according to the access request state of both ports. For example, if a read request is sent out from two ports simultaneously, one waits for request accepted, a wait is generated, and READY assert is late.
2. Timing when two ports are not accessed simultaneously.




Figure 6.1 Timing Waveforms (Read)




Figure 6.2 Timing Waveforms (Write)

6.2 HD63143 AC Characteristics

Table 6.2 Bus Timing

Item	Symbol	Min	Typ	Max	Units
Oscillator stable time	t_{RC}	—	—	20	ms
Operating frequency	f_{opr}	1.0	—	4.0	MHz
Output clock frequency	f_{CLK}	—	$f_{opr} \times 2$	—	MHz
Output clock high level pulse width	t_{CWH}	55	—	—	ns
Output clock low level pulse width	t_{CWL}	55	—	—	ns
Output clock rise time	t_Q	—	—	10	ns
Output clock fall time	t_{Qf}	—	—	10	ns
Address setup time	t_{AS}	30	—	—	ns
Address hold time	t_{AH}	5	—	—	ns
Delay time from \overline{CS} low to READY low (excluding RAM)	t_{CRD1}	—	—	60	ns
Delay time from \overline{DS} low to READY high	UDR (UPC)*	t_{WAIT}	—	—	3 μ s
	Others	—	—	750	ns
Delay time from \overline{DS} high to READY low	t_{CRD2}	—	—	80	ns
\overline{DS} high pulse width	t_{DWH}	80	—	—	ns
R/W setup time	t_{RS}	10	—	—	ns
R/W hold time	t_{RH}	5	—	—	ns
Read data delay time (RAM)	t_{RDD}	—	—	140	ns
Delay time from READY high to read data	t_{RRDD}	—	—	60	ns
Delay time from \overline{OE} to read data	t_{ORDD}	—	—	80	ns
Read data hold time	t_{RDH}	10	—	—	ns
Time from \overline{OE} high to read data hold	t_{ORDH}	10	—	—	ns
Write data delay time	t_{WDD}	—	—	120	ns
Write data setup time	t_{WDS}	100	—	—	ns
Write pulse hold time from READY high	t_{WH}	120	—	—	ns
Write pulse low width (RAM)	t_{WWL}	100	—	—	ns
Write data hold time	t_{WDH}	5	—	—	ns
READY turn-off time from \overline{CS} high	t_{RTO}	—	—	50	ns

Note: Inverse proportion to f_{opr} when $f_{opr} = 4$ MHz.






Figure 6.3 Timing Waveforms (RAM Read)




Note: t_{AS} , t_{RS} , and t_{WAIT} preset to the low transition point of whichever is later, \overline{CS} or \overline{DS} .
 t_{AH} , t_{RH} , and t_{RDH} preset to the high transition point of whichever is earlier, \overline{CS} or \overline{DS} .

Figure 6.4 Timing Waveforms (Read other than RAM)



Note: t_{AS} preset to the low transition point of whichever is latest, \overline{CS} , R/ \overline{W} , or \overline{DS} .
 t_{WDL} preset to the low transition point of whichever is earliest, \overline{CS} , R/ \overline{W} , or \overline{DS} , and the high transition point of whichever is the earliest, \overline{CS} , R/ \overline{W} , or \overline{DS} .
 t_{AH} preset to the high transition point of whichever is earliest, \overline{CS} , R/ \overline{W} , or \overline{DS} .

Figure 6.5 Timing Waveforms (RAM Write)



Note: t_{AS} , t_{RS} , t_{WDD} , and t_{WAIT} preset to the low transition point of whichever is later, \overline{CS} or \overline{DS} .
 t_{AH} , t_{RH} , and t_{WDH} preset to the high transition point of whichever is earlier, \overline{CS} or \overline{DS} .

Figure 6.6 Timing Waveforms (Write other than RAM)

6.3 TMP82C55AP-10 AC Characteristics

Table 6.3 Bus Timing

Symbol	Item	AP-2/AM-2		AP-10/AM-10	
		Min	Max	Min	Max
t_{AR}	Address setup time against \overline{RD} falling edge	0	—	0	—
t_{RA}	Address hold time against \overline{RD} rising edge	0	—	0	—
t_{RR}	\overline{RD} pulse width	160	—	150	—
t_{RD}	Delay time from \overline{RD} falling edge to definite data output	—	140	—	100
t_{DF}	Time from \overline{RD} rising edge until data bus floating	0	40	0	40
t_{RV}	Time from \overline{RD} or \overline{WR} rising edge to the next $\overline{RD}/\overline{WR}$ rising edge	200	—	150	—
t_{AW}	Address setup time against \overline{WR} falling edge	0	—	0	—
t_{WA}	Address hold time against \overline{WR} rising edge	0	—	0	—
t_{WW}	\overline{WR} pulse width	120	—	120	—
t_{DW}	Bus data setup time against \overline{WR} rising edge	100	—	100	—
t_{WD}	Bus data hold time against \overline{WR} rising edge	0	—	0	—
t_{WB}	Time from \overline{WR} rising edge to definite data output	—	350	—	350
t_{IR}	Port data setup time against \overline{RD} falling edge	0	—	0	—
t_{IR}	Port data hold time against \overline{RD} rising edge	0	—	0	—
t_{AK}	\overline{ACK} pulse width	300	—	300	—
t_{ST}	\overline{STB} pulse width	350	—	350	—
t_{PS}	Port data setup time against \overline{STB} rising edge	0	—	0	—
t_{PH}	Port data hold time against \overline{STB} rising edge	150	—	150	—
t_{AD}	Time from \overline{ACK} falling edge to definite data output	—	300	—	300
t_{KD}	Time from \overline{ACK} rising edge until port (mode 2, port A) is floating	25	250	20	250
t_{WOB}	Delay time from \overline{WR} rising edge to \overline{OBF} falling edge	—	300	—	300
t_{AOB}	Delay time from \overline{ACK} falling edge to \overline{OBF} rising edge	—	350	—	350
t_{SIB}	Delay time from \overline{STB} falling edge to \overline{IBF} rising edge	—	300	—	300
t_{RIB}	Delay time from \overline{RD} rising edge to \overline{IBF} falling edge	—	300	—	300

Table 6.3 Bus Timing (cont)

Symbol	Item	AP-2/AM-2		AP-10/AM-10	
		Min	Max	Min	Max
t_{RIT}	Delay time from $\overline{\text{RD}}$ falling edge to INTR falling edge	—	400	—	400
t_{SIT}	Delay time from $\overline{\text{STB}}$ rising edge to INTR rising edge	—	300	—	300
t_{AIT}	Delay time from $\overline{\text{ACK}}$ rising edge to INTR rising edge	—	350	—	350
t_{WIT}	Delay time from $\overline{\text{WR}}$ falling edge to INTR falling edge	—	450	—	450




Figure 6.7 Timing Waveforms (Read)




Figure 6.8 Timing Waveforms (Write)

6.4 HD64610 AC Characteristics

Unless otherwise specified: $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $T_a = -20$ to $+75^\circ\text{C}$ (normal specification), $T_a = -40$ to $+85^\circ\text{C}$ (wide temperature range specification).

Table 6.4 Bus Timing (Read)

Item	Symbol	Min	Max	Units
Read cycle time	t_{RC}	85	—	ns
Address access time	t_{AA}	—	85	ns
Chip select access time	t_{ACS}	—	85	ns
Output enable access time	t_{OE}	—	45	ns
Output hold time	t_{CH}	10	—	ns
Chip select/output set time	t_{CLZ}	10	—	ns
Output enable/output set time	t_{OLZ}	5	—	ns
Chip deselect/output floating	t_{CHZ}	0	35	ns
Output disable/output floating	t_{OHZ}	0	35	ns





Figure 6.9 Timing Waveforms (Read)

Table 6.5 Bus Timing (Write)

Item	Symbol	Min	Max	Units
Write cycle time	t_{WC}	85	—	ns
Chip select time	t_{CW}	75	—	ns
Address valid time	t_{AW}	75	—	ns
Address setup time	t_{AS}	0	—	ns
Write pulse width	t_{WP}	60	—	ns
Address hold time	t_{WR}	10	—	ns
WE/output floating	t_{WHZ}	0	35	ns
Input data set time	t_{DW}	40	—	ns
Input data hold time	t_{DH}	0	—	ns
Output disable/output floating	t_{OHZ}	0	35	ns
WE/output set time	t_{OW}	5	—	ns



- Notes:
1. Write operation conducted in the overlap (t_{WP}) between \overline{CS} = low and \overline{WE} = low.
 2. t_{WR} measured from the high transition point of whichever is earlier (\overline{CS} or \overline{WE}) to the end of the write cycle.
 3. I/O pin is in output state during this period. Input signals must not apply an inverse phase to that of the output.

Figure 6.10 Timing Waveforms (Write)

6.5 LM032L AC Characteristics

Table 6.6 Bus Timing

Item	Symbol	Min	Typ	Max	Units
Enable cycle time	t_{cyc}	1.0	—	—	μs
Enable pulse width	PW_{EH}	450	—	—	ns
Enable rise/fall time	t_{Er}, t_{Ef}	—	—	25	ns
RS and R/W setup time	t_{AS}	140	—	—	ns
Data delay time	t_{DDR}	—	—	320	ns
Data setup time	t_{DSW}	195	—	—	ns
Hold time	t_H	20	—	—	ns




Figure 6.11 Timing Waveforms (Read)




Figure 6.12 Timing Waveforms (Write)