H8/534

Rise/Fall Time Requirements for Interrupt Signals

TechNote

Anthony Mendiola

HITACHI

TN-0243
June 1995

In addition to meeting the setup and hold times given in the AC timing characteristics of the H8/534, the rise and fall times of the interrupt input signals IRQn (IRQ0-IRQ5) must also be satisfied. The following conditions must be met.

Trise < 1 system clock cycle time

Tfall < 1 system clock cycle time

For example, if the H8/534 is operating at 10 Mhz, the rise and fall times should be less than 100ns.