


## A H8/300 Family Software UART implementation

### INTRODUCTION

The Universal Asynchronous Receiver-Transmitter (UART) is a standard peripheral feature on all of the H8/300 Family microcontrollers, with the exception of the H8/310 and H8/3101. This feature is implemented as part of the Serial Communication Interface (SCI) channel, which supports not only asynchronous communication but also synchronous communication. The UART on-chip implementation consists of a serial, 2-wire channel for transmitting and receiving data at speeds up to 365 Kbits/second (at a system clock of 10MHz), in half-duplex as well as in full-duplex, and driven from either the SCI baud-rate generator or from an external serial clock source. Although sufficient in most applications, one asynchronous channel may not be enough in applications that require intensive, multi-channel communications with various external devices such as modems or some other kind of Data Terminal devices via a standard RS-232 interface. Hence, the solution lies in implementing such an asynchronous communication channel entirely in software. A simple, one-channel receive-transmit link could be implemented utilizing 2 unused I/O lines and approximately 2K of assembly code, if the user can spare that much space either in the on-chip ROM area or in an external ROM.

The standard UART protocol is graphically illustrated in Figure 1, and involves the following parameters:

1. **Start bit:** indicates that transmission or receiving has begun, and must always be low.
2. **Data bits:** form the actual serial information, and follow immediately the start bit. The number of data bits can either be 7 or 8, low or high.
3. **Parity bit:** this is an optional control bit. It determines if the total number of 1's in the data information is even or odd, thus creating either even or odd parity check. For instance, if the data frame had an even number of 1's already, a low parity bit would be sent to generate even parity; if odd parity is desired, a high parity bit should be present instead. If no parity check is desired, this bit is not communicated.
4. **Stop bit(s):** either one or two high bits after the data or the parity bit indicates the end of a data frame (or character). This insures that the frame is properly transmitted or received, and that the next frame must wait at least that long before a new character is transmitted (or received) again.
5. **Baud rate:** indicates the speed at which the serial bits are travelling through the channel. The time each bit must be present at the channel is equal to  $1/\text{baudrate}$ .



**Figure 1.**


---

### OPERATION OVERVIEW

This application note shows how a UART with the same functionality as the one in the H8/300 SCI module can be implemented strictly using assembly code. The only difference from the H8/300 SCI module is that this implementation allows only for half-duplex communication, and not for simultaneous transmit and receive. The H8/330 microcontroller device was used since it is representative of the whole H8/300 family. 2 I/O lines were used to act as a serial transmitter and a serial receiver. Specifically, line 0 of I/O Port 9 is acting as the transmit channel, and line 2 of the same I/O Port is


used to receive external serial data. The P9(0) line is initialized high, and transmission starts upon the first high-to-low transition at the line **after** the line has been high for at least 2 bit times. The time length of each bit (T) is directly determined from the baudrate ( $=1/\text{baudrate}$ ), and can be implemented in software using either software delay loops or the 16-bit timer counter. Figure 2 shows graphically how the transmit operation is achieved. At the end of each bit time, P9(0) is set to its

next level, and maintained there for another bit time period, and so on until the final stop bit time.



**Figure 2.**

The P9(2) line is configured as an input with its MOS pull-up high. This I/O pin is multiplexed with the IRQ0 activation line. Before any data is received, the IRQ0 interrupt is enabled for edge triggering. Upon a high-to-low transition at this line, the IRQ0 interrupt service routine starts to be executed, and the receive operation begins. The receive pin is sampled by the CPU at the middle of each bit time, and the value read is transferred into a designated receive data register. In order to sample the start bit level, the software has to wait for half the bit time (that is  $T/2=1/[2 \times \text{baudrate}]$ ) from the time IRQ0 kicks in. After the start bit level is detected, the software has to wait for  $T=1/\text{baudrate}$  to sample each subsequent frame bits. This process is illustrated in Figure 3.



**Figure 3.**

## HARDWARE SETUP

The hardware platform used to run the software UART implementation consisted of the H8/330 evaluation board, the ASE development system and the H8/330 buffer box, an external RS-232 level converter board, a VT-320 "dummy" data terminal, and a keyboard. The H8/330 was emulated in the ASE system. The receive and transmit designated I/O lines are driven through a MX232 Dual Channel driver/receiver (on the RS-232

This particular software UART implementation allows serial communication at 7 speeds: 300, 600, 1200, 2400, 4800, 9600, and 19,200 baud. The bit times corresponding to each baud rate and half baudrate sample points are given in the table below:

| Baud rate | bit time     | 1/2 bit time |
|-----------|--------------|--------------|
| 300       | 3330 $\mu$ s | 1667 $\mu$ s |
| 600       | 1667 $\mu$ s | 833 $\mu$ s  |
| 1200      | 833 $\mu$ s  | 417 $\mu$ s  |
| 2400      | 417 $\mu$ s  | 208 $\mu$ s  |
| 4800      | 208 $\mu$ s  | 104 $\mu$ s  |
| 9600      | 104 $\mu$ s  | 52 $\mu$ s   |
| 19200     | 52 $\mu$ s   | 26 $\mu$ s   |

Another important factor in the design of a software-driven UART is the speed of the CPU clock in relation to the bit rate. This fact imposes some limitations in the design. Specifically, for a receive operation triggered by an external interrupt (IRQ0), it takes at least 20 states before the interrupt service routine starts executing. In addition, the bit times are obtained through software delays by idle instructions, and each instruction execution takes a certain amount of system clock cycles. At a system clock of 0.5MHz, it means at least 40 $\mu$ s before the first instruction in the receive interrupt routine is executed. Therefore, the UART cannot run at 19,200 baud at this frequency since the start bit must be sampled 26 $\mu$ s after IRQ0 kicks in. So, a minimum CPU frequency of 1MHz is necessary to run a software UART at 19,200 baud.

the RS-232 converter board. For complete description of the H8/330 evaluation board features, refer to the H8/330

Evaluation Board User's manual.




Figure 4.

## SOFTWARE DESCRIPTION

This section will attempt to give a complete and detailed explanation of the software UART implementation. Note that this is only one example of such an implementation, and a multitude of approaches are possible. The program flowcharts are illustrated in figures 5 - 12, and are followed by the program listing.

This program allows for serial communication at the 7 different baudrates mentioned in the Operation Overview section. Also, it includes the parity/non-parity, even/odd parity, 7/8 data bits, and 1/2 stop bits options. The various baudrates as well as the half baudrate bit times for sampling the receive start bit are located in memory starting at locations H'0500 and H'0510 respectively. The number of data bits in the frame are placed at locations H'0520 and H'0521. The parity/non-parity option is flagged at locations H'0540 and H'0541. Likewise, the even/odd parity and 1/2 stop bits options are indicated at consecutive memory locations starting at H'0550 and H'0530 respectively. The program performs basically 3 functions:

1. Transmits an initial "greeting" message to the VT-320 terminal screen.

2. Continuously runs in a wait loop waiting for an ASCII character to be pressed on the keyboard, whereupon it sends this character to the receive buffer memory located between H'FD80 - H'FF7F in the on-chip RAM.
3. Upon successful receiving of each character, the same character is promptly transmitted back and displayed on the VT-320 terminal screen.

The start message is transmitted to the terminal at 9600 baud, 8-bit data frame, no parity, and 1 stop bit. The user must make sure that the receiving device (in this case the VT-320 terminal) is properly setup for the above-mentioned serial protocol. The I/O port lines used for transmission and receiving are properly configured for output and input in the P9DDR register. The P9(2) input line has also its MOS pullup high. Transmission starts when the level at P9(0) is pulled low. This pin will stay low for the bit time corresponding to the baudrate. A loop comprised of 4 instructions lasting 10 clock states is used to provide the necessary bit time delay. In this example, the system clock runs at 10MHz, meaning that one clock state lasts 0.1us. Since the execution of the loop takes 10 states, meaning 1us, the bit time delay counter value is thus equal to the bit time value

corresponding to the baudrate. This value is loaded into a general register and used as the loop counter. When the count expires, P9(0) is set to the level of the least significant bit (LSB) of the first data byte, and the loop process repeats. Upon the end of the loop count, the data is shifted one bit to the right, and the next bit is transmitted as explained above. When all data bits have been transmitted, the software transmits a high stop bit in the same way as the other bits. Then, the software repeats the process and transmits the next data byte until a null character is detected. Then, it enters a wait loop and waits for the IRQ0 interrupt to exit from it.

The second part of the program will receive ASCII characters entered on the keyboard and store them in the on-chip RAM area starting at location H'FD80. Before starting the receive routine, the user must make sure that the transmitting device (in this case the VT-320 terminal) is set up with the serial protocol conditions specified in the receive portion of the program. In the provided example, data is received in 8-bit format with even parity and 2 stop bits at 9600 bits/second. These conditions could be easily changed by changing the symbol in the appropriate line of code. To switch to a different baudrate, simply change the symbol at line 253 of the code. Each baudrate change should be accompanied by an appropriate change in the half baudrate count value at line 239. Likewise, the data format can be changed at line 238, parity/non-parity is selected at line 240, even/odd parity at lines 305 and 325, and 1/2 stop bits at line 279. The receive process starts when a high-to-low transition is detected at the P9(2)/IRQ0 input pin. This occurs as an ASCII key is pressed on the keyboard. The program then enters the IRQ0 interrupt service routine. Since the receive data input line is multiplexed with the IRQ0 line, the first instruction of the interrupt service routine must disable the IRQ0 interrupt. Then, the software loops for half a bit time count, and then samples the level at the pin. If it is high, the program stops (indicative of a receive error). If it is low, the software loops for the bit time corresponding to the chosen baudrate, samples the level at the pin, and writes the most significant bit of the

receive data register (R4L) with that value. If the data bit is high, a previously zero-initialized register (R6H - High data bit counter) is incremented. Also, the data bit register counter (R1H - containing the number of data bits flag) is decremented. Then, the contents of R4L are shifted one bit to the right, and the next data bit is sampled. When the last data bit has been sampled, the software checks for parity/non-parity by reading the flag in the parity or non-parity memory location. If parity is chosen, then the software performs another check to determine if even or odd parity is desired by reading the flag in the even or odd parity memory location. Then the parity bit is sampled in the same way as the data bits. If the expected level of the parity bit is not correct, the program stops. If the parity check is as expected, the received data byte is loaded into the memory buffer. Then, the software checks to determine if 1 stop bit or 2 stop bits are to be received by reading the flag in the 1\_STOP or 2\_STOP memory location. The stop bit(s) is then sampled in the same way as the other bits. Upon successful receiving of one data byte, the software proceeds on to transmit the just-received ASCII character back to the VT-320 terminal for display.

The re-transmit portion of the program is similar in approach to the initial message transmit routine. The re-transmit protocol is kept the same as the receiving protocol. Since the data bits counter has been decremented in the receive part of the program, the data format must be re-initialized at line 361. The start and data bits are transmitted as described previously in this section. When all the data bits have been sent out, the software performs a parity/non-parity check. If parity is chosen, it checks for even or odd parity, and proceeds on transmitting the appropriate parity level. Finally, the software checks for the number of stop bits that need to be transmitted, and proceeds on transmitting them. At the end of the ASCII character re-transmission, the IRQ0 interrupt is enabled again and the program returns from the interrupt service routine to the wait loop until a new ASCII character is entered on the keyboard and the whole process starts again.

---

## FLOWCHARTS

Figures 5-11 show the program flowcharts. Figure 5 illustrates the main program flowchart. Figure 6 shows the Initial Message Transmit portion and figure 7 shows the interrupt service routine. Figure 8 illustrates the receiving portion of the interrupt routine, and figure 9 shows the receive parity check program segment. Finally, figure 10 shows the re-transmit portion of the

interrupt service routine, and figure 11 shows the transmit parity check program segment.




Figure 5. Main program.




Figure 6. Initial Transmission.




Figure 6. Continuation.

Figure 6. Continuation.




Figure 8. Receive ASCII character.

Figure 7. Interrupt Service Routine.




Figure 8. Continuation.

Figure 8. Continuation.





Figure 9. Receive Parity Check.




Figure 10. Re-transmit ASCII character.





Figure 10. Continuation.

**Figure 11. Re-transmit Parity Check.**

Command line: C:\MRI\ASMH83\ASMH83.EXE -l uart1.src

```

Line      Addr
1
2          ;*****A SOFTWARE UART IMPLEMENTATION*****
3
4          ; H8/300 register definitions
5          FFC0          P9_DDR          .equ      H'FFC0
6          FFC1          P9_DR           .equ      H'FFC1
7          FFC6          ISCR            .equ      H'FFC6
8          FFC7          IER             .equ      H'FFC7
9
10         ; Baud rate addresses
11
12         0500          B_300           .equ      H'0500
13         0502          B_600           .equ      H'0502
14         0504          B_1200          .equ      H'0504
15         0506          B_2400          .equ      H'0506
16         0507          B_4800          .equ      H'0507
17         0508          B_9600          .equ      H'0508
18         0509          B_19200         .equ      H'0509
19
20         ; Half baudrate count addresses
21
22         0510          HB_300          .equ      H'0510
23         0512          HB_600          .equ      H'0512
24         0514          HB_1200         .equ      H'0514
25         0516          HB_2400         .equ      H'0516
26         0517          HB_4800         .equ      H'0517
27         0518          HB_9600         .equ      H'0518
28         0519          HB_19200        .equ      H'0519
29
30         ; Data size indicator addresses
31
32         0520          DATA_8          .equ      H'0520
33         0521          DATA_7         .equ      H'0521
34
35         ; Stop bit(s) indicator address
36
37         0530          STOP_1           .equ      H'0530
38         0531          STOP_2          .equ      H'0531
39
40         ; Parity/No parity indicator addresses
41
42         0540          NO_PAR           .equ      H'540
43         0541          PAR              .equ      H'541
44
45         ; Even/Odd parity indicator addresses
46
47         0550          EVEN_PAR         .equ      H'550
48         0551          ODD_PAR          .equ      H'551
49
50         ; Transmit and receive start memory locations
51
52         0100          TR_DATA          .equ      H'0100
53         FD80          REC_DATA         .equ      H'FD80
54
55         ; Specify reset address
56
57         .org          H'0
58         0000 0600     .data.w MAIN
59
60         ; Specify IRQ0 interrupt vector address
61
62         .org          H'08
63         0008 0690     .data.w RECEIVE
64
65         ; Initial transmission data space allocated in ROM between H'100
66         ; and H'4FF. This example transmits "ASYNCHRONOUS TRANSMISSION"
67         ; in ASCII coding to a VT-320 data terminal.
68
69         .org          H'100
70         0100 2020 2020 2020 2020     .data.b H'20,H'20,H'20,H'20,H'20,H'20,H'20,H'20,H'20,H'20
71         010A 2020 2020 2020 2020     .data.b H'20,H'20,H'20,H'20,H'20,H'20,H'20,H'20,H'20,H'20
72         0114 20          .data.b H'20
73         0115 2A2A 2A2A 2A20 4153     .data.b H'2A,H'2A,H'2A,H'2A,H'2A,H'20,H'41,H'53,H'59,H'4E
74         011F 4348 524F 4E4F 5553     .data.b H'43,H'48,H'52,H'4F,H'4E,H'4F,H'55,H'53,H'20,H'54
75         0129 5241 4E53 4D49 5353     .data.b H'52,H'41,H'4E,H'53,H'4D,H'49,H'53,H'53,H'49,H'4F
76         0133 4E2A 2A2A 2A2A         .data.b H'4E,H'2A,H'2A,H'2A,H'2A,H'2A

```

Microtec Research ASMH83    Version 1.0A    Mar 10 15:02:32 1994    Page 2

```

Line   Addr
77      0139 2020 2020 2020 2020      .data.b H'20,H'20,H'20,H'20,H'20,H'20,H'20,H'20,H'20,H'20
78      0143 2020 2020 2020 2020      .data.b H'20,H'20,H'20,H'20,H'20,H'20,H'20,H'20,H'20,H'20
79      014D 2020 2000      .data.b H'20,H'20,H'20,H'00
80
81
82      ; Baud rates counter table starts at H'500
83
84      .org      H'500
85      0500 0CB2      .data.w H'CB2      ;count corresponding to 300 baud
86      0502 0659      .data.w H'659      ;count corresponding to 600 baud
87      0504 0341      .data.w H'341      ;count corresponding to 1200 baud
88      0506 01A1      .data.w H'1A1      ;count corresponding to 2400 baud
89      0508 D0      .data.b H'D0      ;count corresponding to 4800 baud
90      0509 68      .data.b H'68      ;count corresponding to 9600 baud
91      050A 34      .data.b H'34      ;count corresponding to 19200 baud
92
93      ; Baud rates half-count table starts at H'510
94
95      .org      H'510
96      0510 0659      .data.w H'659      ;half-count corresponding to 300 baud
97      0512 0341      .data.w H'341      ;half-count corresponding to 600 baud
98      0514 01A1      .data.w H'1A1      ;half-count corresponding to 1200 baud
99      0516 D0      .data.b H'D0      ;half-count corresponding to 2400 baud
100     0517 68      .data.b H'68      ;half-count corresponding to 4800 baud
101     0518 34      .data.b H'34      ;half-count corresponding to 9600 baud
102     0519 1A      .data.b H'1A      ;half-count corresponding to 19200 baud
103
104     ; Data size indicators
105
106     .org      H'520
107     0520 08      .data.b H'08      ;8 data bits
108     0521 07      .data.b H'07      ;7 data bits
109
110     ; Stop bits indicators
111
112     .org      H'530
113     0530 01      .data.b H'01      ;1 stop bit indicator
114     0531 00      .data.b H'0      ;2 stop bits indicator
115
116     ; Parity indicators
117
118     .org      H'540
119     0540 00      .data.b H'0      ;no parity
120     0541 01      .data.b H'01      ;parity
121
122     ; Even/Odd parity indicators
123
124     .org      H'550
125     0550 00      .data.b H'0      ;even parity indicator
126     0551 01      .data.b H'01      ;odd parity indicator
127
128     ; Main program starts at H'600
129
130     .org      H'600
131     0600 7907 FF80  MAIN:  mov.w  #H'FF80,R7      ;initialize stackpointer
132     0604 0700      ldc      #0,CCR      ;un-mask all interrupts
133
134     ; Initialize the I/O port lines for transmit and receive
135
136     0606 F801      mov.b   #01,R0L      ;P9(0) is transmit output
137     0608 38C0      mov.b   R0L,@P9_DDR      ;and P9(2) is receive input
138     060A F805      mov.b   #H'05,R0L      ;turn MOS pullup for P9(2)
139     060C 38C1      mov.b   R0L,@P9_DR      ;high and set P9(0) high
140
141     ; The initial message "ASYNCHRONOUS TRANSMISSION" is transmitted
142     ; to the VT-320 terminal.  Transmission protocol is:  8 data bits,
143     ; no parity, 1 stop bit, 9600 baud
144
145     ; Register usage:  R2L - contains baud rate (delay loop counter)
146     ;                  R3L - contains compare value for delay loop
147     ;                  R1L - contains ASCII data byte
148     ;                  R0L - general usage register
149     ;                  R6 - transmit data buffer address pointer
150     ;                  R1H - data bit counter
151
152     060E 6A0A 0508      mov.b   @B_9600,R2L      ;set delay counter for 9600 bits/sec.
153     0612 7906 0100      mov.w   #TR_DATA,R6      ;point to start address of data string
154     0616 6869      mov.b   @R6,R1L      ;grab data byte

```

```

Line      Addr
155      0618 FB01      START:  mov.b  #1,R3L      ;set compare value for delay counter loop
156      061A F108      mov.b  #8,R1H      ;set data bit counter
157      061C F804      mov.b  #H'04,R0L      ;start transmission
158      061E 38C1      mov.b  R0L,@P9_DR
159      0620 0A0B      LOOP1:  inc    R3L      ;start bit delay loop
160      0622 1CBA      cmp.b  R3L,R2L      ;is delay count complete?
161      0624 0000      nop
162      0626 46F8      bne    LOOP1      ;if not, loop again
163      0628 41F6      brn    LOOP1      ;delay
164      062A FB02      DATA:  mov.b  #2,R3L      ;update compare value for delay counter loop
165      062C 7309      btst.b #0,R1L      ;check for data bit level
166      062E 4718      beq    LOW      ;data bit is high
167      0630 F805      mov.b  #H'05,R0L
168      0632 38C1      mov.b  R0L,@P9_DR
169      0634 0000      nop
170      0636 0A0B      LOOP2:  inc    R3L      ;high data bits delay loop
171      0638 1CBA      cmp.b  R3L,R2L      ;is delay count complete?
172      063A 0000      nop
173      063C 46F8      bne    LOOP2      ;if not, loop again
174      063E 0000      nop
175      0640 1A01      dec    R1H      ;if yes, update the data bit counter
176      0642 471C      beq    STOP      ;last data bit?
177      0644 1109      shlr   R1L      ;if not, get next data bit
178      0646 40E2      bra    DATA
179      0648 F804      LOW:    mov.b  #H'04,R0L      ;data bit is low
180      064A 38C1      mov.b  R0L,@P9_DR
181      064C 0000      nop
182      064E 0A0B      LOOP3:  inc    R3L      ;low data bits delay loop
183      0650 1CBA      cmp.b  R3L,R2L      ;is delay count complete?
184      0652 0000      nop
185      0654 46F8      bne    LOOP3      ;if not, loop again
186      0656 0000      nop
187      0658 1A01      dec    R1H      ;if yes, update the data bit counter
188      065A 4704      beq    STOP      ;last data bit?
189      065C 1109      shlr   R1L      ;if not, get next data bit
190      065E 40CA      bra    DATA
191      0660 FB00      STOP:   mov.b  #0,R3L      ;update compare value for delay counter loop
192      0662 41FC      brn    STOP      ;delay
193      0664 41FA      brn    STOP
194      0666 41F8      brn    STOP
195      0668 7FC1 7000      bset.b #0,@P9_DR      ;set stop bit level
196      066C 0A0B      LOOP4:  inc    R3L      ;stop bit delay loop
197      066E 1CBA      cmp.b  R3L,R2L      ;is delay count complete?
198      0670 0000      nop
199      0672 46F8      bne    LOOP4      ;if not, loop again
200      0674 0B06      adds   #1,R6      ;if yes, point to next ASCII byte
201      0676 6869      mov.b  @R6,R1L      ;grab next byte
202      0678 4702      beq    STRT_REC      ;if null character, stop initial transmission
203      067A 409C      bra    START      ;transmit new data byte
204
205      ; ASCII byte data entered by pressing keys on a keyboard are received
206      ; and stored in the eval board's off-chip RAM starting at H'FD80
207
208      ; Register usage:  R5 - contains the memory buffer address pointer
209      ;                  R2L - contains delay loop counters
210      ;                  R3L - contains compare value for delay loop
211      ;                  R4L - contains received ASCII data byte
212      ;                  R4H - contains stop bit(s) indicator
213      ;                  R6L - contains parity indicator
214      ;                  R6H - contains the number of high data bits
215      ;                  R1H - contains the number of data bits
216      ;                  R0H - contains the even/odd parity indicator
217
218      ; Enable IRQ0 receive interrupt
219
220      STRT_REC:
221      067C 7FC6 7000      bset.b #0,@ISCR      ;IRQ0 sensed on the falling edge
222      0680 7905 FD80      mov.w  #REC_DATA,R5      ;point to start address of receive buffer
223
224      REC_AGAIN:
225      0684 7FC7 7000      bset.b #0,@IER      ;enable IRQ0
226
227      ; Wait for receive interrupt
228
228      0688 0000      WAIT:  nop
229      068A 40FC      bra    WAIT
230      068C 0000      nop
231      068E 0000      nop
232

```

```

Line      Addr233                                ; Start of receive process
234
235
236      0690 7FC7 7200      RECEIVE:      bclr.b   #0,@IER      ;disable IRQ0 - use I/O pin as input pin
237      0694 FB04          mov.b   #4,R3L      ;set compare value for delay counter loop
238      0696 6A01 0520      mov.b   @DATA_8,R1H    ;set data bit counter for 8-bit data
239      069A 6A0A 0518      mov.b   @HB_9600,R2L    ;set delay half-count for 9600 bits/sec
240      069E 6A0E 0541      mov.b   @PAR,R6L      ;select parity
241      06A2 F600          mov.b   #0,R6H      ;initialize high data bits counter for parity check
242      06A4 0A0B      LOOP5:  inc    R3L      ;start bit half-count delay loop
243      06A6 1CBA          cmp.b   R3L,R2L      ;is delay count complete?
244      06A8 0000          nop
245      06AA 46F8          bne     LOOP5      ;if not, loop again
246      06AC 41F6          brn     LOOP5      ;delays
247      06AE 41F4          brn     LOOP5
248      06B0 FC00          mov.b   #0,R4L      ;clear receive data register
249      06B2 7EC1 7320      btst.b  #2,@P9_DR    ;check input pin level
250      06B6 4702          beq     DATA_REC    ;if low, proceed on to receive data
251      06B8 0180          sleep    ;start bit cannot be high - stop
252
253      06BA 6A0A 0508      DATA_REC:  mov.b   @B_9600,R2L    ;set delay counter for 9600 bits/sec
254      06BE FB02      AGAIN:  mov.b   #2,R3L      ;set compare value for delay counter loop
255      06C0 41FC          brn     AGAIN      ;delay
256      06C2 0A0B      LOOP6:  inc    R3L      ;data bits delay loop
257      06C4 1CBA          cmp.b   R3L,R2L      ;is delay count complete?
258      06C6 0000          nop
259      06C8 46F8          bne     LOOP6      ;if not, loop again
260      06CA 7EC1 7320      btst.b  #2,@P9_DR    ;check level at receive pin
261      06CE 470C          beq     ZERO
262      06D0 707C          bset.b  #7,R4L      ;data bit is high
263      06D2 0A06          inc     R6H      ;increment high data bit counter for parity check
264      06D4 1A01          dec     R1H      ;decrement data bit counter
265      06D6 470E          beq     PAR_CHK1    ;if MSB, determine if parity check
266      06D8 138C          rotr    R4L      ;shift down data bit
267      06DA 40E2          bra     AGAIN      ;delay for next data bit
268      06DC 727C      ZERO:  bclr.b  #7,R4L      ;data bit is low
269      06DE 1A01          dec     R1H      ;decrement data bit counter
270      06E0 4704          beq     PAR_CHK1    ;if MSB, determine if parity check
271      06E2 138C          rotr    R4L      ;shift down data bit
272      06E4 40D8          bra     AGAIN      ;delay for next data bit
273
274      06E6 AE00      PAR_CHK1:  cmp.b   #0,R6L      ;parity or not?
275      06E8 4630          bne     PARITY1    ;if non-zero, receive parity bit too
276      06EA 68DC      CONT:  mov.b   R4L,@R5      ;no parity, move data into receive buffer
277      06EC 0B05          adds    #1,R5      ;point to next buffer location
278      06EE FB02          mov.b   #2,R3L      ;set compare value for stop bit loop
279      06F0 6A04 0530      mov.b   @STOP_1,R4H    ;determine number of stop bits
280      06F4 4710          beq     TWO_STOP    ;if zero flag, 2 stop bits
281
282      06F6 0A0B      ONE_STOP:  inc     R3L      ;stop bit delay loop
283      06F8 1CBA          cmp.b   R3L,R2L      ;is delay count complete?
284      06FA 0000          nop
285      06FC 46F8          bne     ONE_STOP    ;if not, loop again
286      06FE 7EC1 7320      TEST:  btst.b  #2,@P9_DR    ;verify stop bit level
287      0702 466C          bne     TRANSMIT    ;if high, transmit back the ASCII data
288      0704 0180          ERROR:  sleep    ;if low, receive failure
289
290      0706 0A0B      TWO_STOP:  inc     R3L      ;1st stop bit delay loop
291      0708 1CBA          cmp.b   R3L,R2L      ;is delay count complete?
292      070A 0000          nop
293      070C 46F8          bne     TWO_STOP    ;if not, loop again
294      070E FB01          mov.b   #1,R3L      ;update compare value for 2nd stop bit delay
295      0710 0A0B      LOOP7:  inc     R3L      ;2nd stop bit delay loop
296      0712 1CBA          cmp.b   R3L,R2L      ;is delay count complete?
297      0714 0000          nop
298      0716 46F8          bne     LOOP7      ;if not, loop again
299      0718 40E4          bra     TEST      ;continue
300
301      071A 7306          btst.b  #0,R6H      ;determine number of high data bits
302      071C 4728          beq     EVEN_DAT    ;if even number, go to EVEN_DAT
303
304      071E FB04          ODD_DAT:  mov.b   #4,R3L      ;set compare value for delay
305      0720 6A00 0550      mov.b   @EVEN_PAR,R0H    ;select even (or odd) parity
306      0724 4710          beq     EV_PAR1      ;if zero, even parity
307
308      0726 0A0B      OD_PAR1:  inc     R3L      ;parity bit delay loop
309      0728 1CBA          cmp.b   R3L,R2L      ;is delay count complete?
310      072A 0000          nop
311      072C 46F8          bne     OD_PAR1      ;if not, loop again
312      072E 7EC1 7320      btst.b  #2,@P9_DR    ;check receive pin level

```



```

Line      Addr
313      0732 463A      bne    PAR_ERR      ;if high, parity error
314      0734 40B4      bra    CONT          ;if low, continue
315
316      0736 0A0B      EV_PAR1: inc    R3L          ;parity bit delay loop
317      0738 1CBA      cmp.b  R3L,R2L      ;is delay count complete?
318      073A 0000      nop
319      073C 46F8      bne    EV_PAR1      ;if not, loop again
320      073E 7EC1 7320  btst.b  #2,@P9_DR    ;check receive pin level
321      0742 472A      beq    PAR_ERR      ;if low, parity error
322      0744 40A4      bra    CONT          ;if high, continue
323
324      0746 FB04      EVEN_DAT: mov.b  #4,R3L      ;set compare value for delay
325      0748 6A00 0550  mov.b  @EVEN_PAR,R0H ;select even (or odd) parity
326      074C 4710      beq    EV_PAR2      ;if zero, even parity
327
328      074E 0A0B      OD_PAR2: inc    R3L          ;parity bit delay loop
329      0750 1CBA      cmp.b  R3L,R2L      ;is delay count complete?
330      0752 0000      nop
331      0754 46F8      bne    OD_PAR2      ;if not, loop again
332      0756 7EC1 7320  btst.b  #2,@P9_DR    ;check receive pin level
333      075A 4712      beq    PAR_ERR      ;if low, parity error
334      075C 408C      bra    CONT          ;if high, continue
335
336      075E 0A0B      EV_PAR2: inc    R3L          ;parity bit delay loop
337      0760 1CBA      cmp.b  R3L,R2L      ;is delay count complete?
338      0762 0000      nop
339      0764 46F8      bne    EV_PAR2      ;if not, loop again
340      0766 7EC1 7320  btst.b  #2,@P9_DR    ;check receive pin level
341      076A 4602      bne    PAR_ERR      ;if high, parity error
342      076C 40EE      bra    CONT1        ;if low, continue
343
344      076E 0180      PAR_ERR: sleep       ;stop, parity error
345
346      ; Each received ASCII character is transmitted back and displayed
347      ; on the VT-320 data terminal
348
349      ; Register usage:  R2L - contains baud rate delay loop counter
350      ;                  R3L - contains compare value for delay loop
351      ;                  R4L - contains the ASCII data byte
352      ;                  R4H - contains stop bit(s) indicator
353      ;                  R6L - contains parity indicator
354      ;                  R6H - contains the number of high data bits
355      ;                  R1H - contains the number of data bits
356      ;                  R0H - contains the even/odd parity indicator
357      ;                  R0L - general purpose register
358
359      TRANSMIT:
360      0770 FB01      mov.b  #1,R3L      ;set compare value for delay
361      0772 6A01 0520  mov.b  @DATA_8,R1H    ;set data bit counter for 8-bit
362      0776 F802      mov.b  #H'02,R0L      ;start transmission
363      0778 38C1      mov.b  R0L,@P9_DR
364      077A 0A0B      LOOP8:  inc    R3L          ;start bit delay loop
365      077C 1CBA      cmp.b  R3L,R2L      ;is delay count complete?
366      077E 0000      nop
367      0780 46F8      bne    LOOP8      ;if not, loop again
368      0782 41F6      brn    LOOP8      ;delay
369      0784 0000      nop
370
371      0786 FB02      DATA_NXT: mov.b  #2,R3L      ;update compare value for delay counter loop
372      0788 730C      btst.b  #0,R4L      ;check for data bit level
373      078A 4718      beq    DAT_LOW
374      078C F803      mov.b  #H'03,R0L      ;data bit is high
375      078E 38C1      mov.b  R0L,@P9_DR
376      0790 0000      nop
377      0792 0A0B      LOOP9:  inc    R3L          ;high data bits delay loop
378      0794 1CBA      cmp.b  R3L,R2L      ;is delay count complete?
379      0796 0000      nop
380      0798 46F8      bne    LOOP9      ;if not, loop again
381      079A 0000      nop
382      079C 1A01      dec    R1H          ;if yes, update the data bit counter
383      079E 471C      beq    PAR_CHK2      ;if last data bit, determine if parity check
384      07A0 110C      shlr   R4L          ;if not, get next data bit
385      07A2 40E2      bra    DATA_NXT
386
387      07A4 F804      DAT_LOW:  mov.b  #H'04,R0L      ;data bit is low
388      07A6 38C1      mov.b  R0L,@P9_DR
389      07A8 0000      nop
390      07AA 0A0B      LOOP10: inc    R3L          ;low data bits delay loop
391      07AC 1CBA      cmp.b  R3L,R2L      ;is delay count complete?

```

```

Line      Addr392      07AE 0000      nop
393      07B0 46F8      bne      LOOP10      ;if not, loop again
394      07B2 0000      nop      ;delay
395      07B4 1A01      dec      R1H      ;if yes, update the data bit counter
396      07B6 4704      beq      PAR_CHK2    ;if last data bit, determine if parity check
397      07B8 110C      shlr     R4L      ;if not, get next data bit
398      07BA 40CA      bra      DATA_NXT
399
400      07BC AE00      PAR_CHK2:
401      07BE 4638      cmp.b    #0,R6L      ;parity or not?
402      07C0 FB00      bne      PARITY2      ;if non-zero, transmit parity bit
403
404      07C2 A400      STOP_NXT:
405      07C4 4716      mov.b    #0,R3L      ;update compare value for delay counter loop
406      07C6 41F8      cmp.b    #0,R4H      ;determine the number of stop bits
407      07C8 0000      beq      TWO_STP      ;if zero, 2 stop bits
408      07CA 7FC1 7000      brn      STOP_NXT      ;delay
409
410      07CE 0A0B      ONE_STP:
411      07D0 1CBA      inc      R3L      ;stop bit delay loop
412      07D2 0000      cmp.b    R3L,R2L      ;is delay count complete?
413      07D4 46F8      nop
414      07D6 7FC7 7000      bne      ONE_STP      ;if not, loop again
415      07DA 5670      RETURN:
416      07DC 41E2      bset.b    #0,@P9_DR    ;enable IRQ0 again
417      07DE 0000      rte      ;return to receive next character
418
419      07E0 7FC1 7000      TWO_STP:
420      07E2 0A0B      brn      STOP_NXT      ;delay
421      07E4 1CBA      nop
422      07E6 0000      bset.b    #0,@P9_DR    ;set 1st stop bit level
423      07E8 46F8      inc      R3L      ;1st stop bit delay loop
424      07EA FB00      cmp.b    R3L,R2L      ;is delay count complete?
425      07EC 0A0B      nop
426      07EE 0A0B      bne      LOOP11      ;if not, loop again
427      07F0 1CBA      mov.b    #0,R3L      ;update the compare value for 2nd delay
428      07F2 0000      inc      R3L      ;2nd stop bit delay loop
429      07F4 46F8      cmp.b    R3L,R2L      ;is delay count complete?
430      07F6 40DE      nop
431      07F8 7306      bne      LOOP12      ;if not, loop again
432      07FA 4726      bra      RETURN
433
434      07FC FB02      PARITY2:
435      07FE A000      btst.b    #0,R6H      ;determine number of high data bits
436      0800 4710      beq      EV_DAT      ;if even number, go to EV_DAT
437
438      0802 41F8      OD_DAT:
439      0804 F804      mov.b    #2,R3L      ;set compare value for delay
440      0806 38C1      cmp.b    #0,R0H      ;even or odd parity?
441      0808 0A0B      beq      EV_PAR3      ;if zero, even parity
442
443      080A 1CBA      OD_PAR3:
444      080C 0000      brn      OD_DAT      ;delay
445      080E 46F8      mov.b    #H'04,R0L    ;parity bit is low
446      0810 40AE      mov.b    R0L,@P9_DR
447
448      0812 41E8      LOOP13:
449      0814 F804      inc      R3L      ;parity bit delay loop
450      0816 38C1      cmp.b    R3L,R2L      ;is delay count complete?
451      0818 0A0B      nop
452      081A 1CBA      bne      LOOP13      ;if not, loop again
453      081C 0000      bra      STOP_NXT      ;continue
454
455      081E 46F8      EV_PAR3:
456      0820 409E      brn      OD_DAT      ;delay
457      0822 FB02      mov.b    #H'05,R0L    ;parity bit is high
458      0824 A000      mov.b    R0L,@P9_DR
459      0826 4710      inc      R3L      ;parity bit delay loop
460
461      0828 41F8      cmp.b    R3L,R2L      ;is delay count complete?
462      082A F805      nop
463      082C 38C1      bne      LOOP14      ;if not, loop again
464      082E 0A0B      bra      STOP_NXT      ;continue
465
466      0830 1CBA      BRANCH:
467      0832 0000      mov.b    #2,R3L      ;set compare value for delay
468      0834 46F8      cmp.b    #0,R0H      ;even or odd parity?
469      0836 4088      beq      EV_PAR4      ;if zero, even parity
470
471      0838 41E8      OD_PAR4:
472      083A F804      brn      EV_DAT      ;delay
473      083C 38C1      mov.b    #H'05,R0L    ;parity bit is high
474      083E 0A0B      mov.b    R0L,@P9_DR
475
476      0840 41F8      LOOP14:
477      0842 F805      inc      R3L      ;parity bit delay loop
478      0844 38C1      cmp.b    R3L,R2L      ;is delay count complete?
479      0846 0000      nop
480      0848 46F8      bne      LOOP15      ;if not, loop again
481      084A 4088      bra      STOP_NXT      ;continue
482
483      084C 41E8      EV_PAR4:
484      084E F804      brn      EV_DAT      ;delay
485      0850 38C1      mov.b    #H'04,R0L    ;parity bit is low
486      0852 0A0B      mov.b    R0L,@P9_DR
487
488      0854 41F8      LOOP15:
489      0856 F805      inc      R3L      ;parity bit delay loop
490      0858 38C1      cmp.b    R3L,R2L      ;is delay count complete?
491      085A 0000      nop
492      085C 46F8      bne      LOOP16      ;if not, loop again
493      085E 4088      bra      STOP_NXT      ;continue
494
495      0860 41E8      EV_PAR5:
496      0862 F804      brn      EV_DAT      ;delay
497      0864 38C1      mov.b    #H'04,R0L    ;parity bit is low
498      0866 0A0B      mov.b    R0L,@P9_DR
499
500      0868 41F8      LOOP16:
501      086A F805      inc      R3L      ;parity bit delay loop

```

| Line | Addr      |       |         |                           |
|------|-----------|-------|---------|---------------------------|
| 472  | 0840 1CBA | cmp.b | R3L,R2L | ;is delay count complete? |
| 473  | 0842 0000 | nop   |         |                           |
| 474  | 0844 46F8 | bne   | LOOP16  | ;if not, loop again       |
| 475  | 0846 40D8 | bra   | BRANCH  | ;continue                 |
| 476  |           | .end  |         |                           |

---

The information contained in this document has been carefully checked, however the contents of this document may be changed and modified without notice. Hitachi America, Ltd. shall assume no responsibility for inaccuracies, or any problem involving patent infringement caused when applying the descriptions in this document. This material is protected by copyright laws. Hitachi America, Ltd. reserves all rights.

---