

H8/510 PWM Waveform generation

INTRODUCTION




Fig. 1 PWM waveform

Pulse Width Modulation is typically used in stepping motor control, tone generation, disk recording or even A/D conversion application. It is expressed in terms of duty cycle, which is the period of T_{on} as a percentage of the T_{total} (Fig. 1). Here T_{on} is the duration that has positive pulse voltage, and T_{off} is the duration that has zero voltage. And T_{total} is the sum of $T_{on} + T_{off}$.

Hence by varying the duty cycle, the power of the signal will be modulated. This in turn controls the speed of the stepping motor in the hard disk drive or the automotive engine environment, or controls the loudness of the tone generation to a speaker. The on-chip timer in the H8/510 device can be used to generate the pulse width modulated signal. This appnote is to discuss how the PWM is implemented, the result is also tested on an 8Ω speaker which generates different tone according to the preassigned duty cycle.

H8/510 MICROCONTROLLER

Hitachi's H8/510 is a CMOS microcomputer with 16-bit architecture. The on-chip peripheral modules include Timers, Serial Communication Interface (SCI), Refresh Controller, Bus Controller, A/D converter and I/O ports. Although there are three timers to provide input capture and output compare functions, there is not a designated timer to perform Pulse Width Modulation as in the H8/53X device. However, this feature can be implemented with the on-chip 8-bit Timer using match A and match B condition.

In this demo, the clock source to the 8-bit timer is chosen as $\phi/64$ while the system clock is running at


9.834MHz. Therefore, the timer is incremented every $6.5\mu s$ since the period of the prescaled clock is

$$1 / 9.834MHz \div 64$$

Both output compare match A and output compare match B are used so that the timer output (TMO) will change to the specified logic level on each match condition. The Time Constant Registers A & B (TCORA & TCORB) are programmed with values in order to produce the desired T_{on} and T_{off} .

HARDWARE CONSIDERATION

The TMO is connected to a speaker so that the variation in the duty cycle can be exemplified by the variation in the tones generated. The one used in this demo is an 8Ω , 0.2W speaker. For connection, an audio power amplifier LM386 is placed in between the speaker and the TMO to avoid the excessive loading by the speaker itself. A 5K resistor is placed in the feedback loop so that when coupled with the 1K resistor at the inverting input, the amplifier provides a gain of 6. This is true since:



$$gain (G) = 1 + \frac{R_f}{R_1}$$

The inclusion of the $4.7\mu F$ capacitor in the feedback loop is to reduce the dc offset. The complete circuit is shown in Fig. 2




Fig. 2 Connection between speaker and H8/510

SOFTWARE CONSIDERATION

The program has labels designated for five duty cycles as follows:

D20:	20%
D40	40%
D50	50%
D60	60%
D80	80%

The logic level is set to one when match B condition occurs and the logic level is returned to zero when match A occurs. Hence the output select bit 3-0 of TCSR is programmed as 1001 respectively. On the other hand, the timer counter is cleared depending on the duty cycle assigned. Normally, it will be cleared on compare match A condition if TCORA has a larger value than TCORB. The two bits to control the counter clearing are CCLR1 & CCLR0 of the TCR.

The program is designed in such a way that the duty cycle starts off from 20% and increases as the shown in the sequence above. Each duty cycle will cause the speaker to generate a tone which lasts about 5 seconds. After that, the speaker will be turned off for another 5s and then generate a different tone for 5s and so on.

The interrupt request on the Compare match A & B are enabled by setting the CMIEA & CMIEB bits to one. On each interrupt, the compare match flag (CMFA or CMFB) is cleared for the next match condition.

DUTY CYCLE CALCULATION

The frequency of the tone is fixed at 2000Hz which thus has a period of 500µs. For a 20% duty cycle, Ton will be 100µs and Toff will be 400µs. As each timer counter is updated at a rate of 6.5µs, Ton requires a total count of:

$$\text{Count (Ton)} = 100 \div 6.5 \approx 15 \text{ (0FH)}$$

$$\text{Count (Toff)} = 400 \div 6.5 \approx 62 \text{ (3EH)}$$

Therefore the value 0FH is programmed into TCORA and 4DH (3E + 0F) is programmed into TCORB to allow a waveform of 20% duty cycle to be generated. Similiar calculation is applied to the rest of the other cycles. Refer to Fig. 3 for the information on how the match condition is used in varying duty cycles.




Fig. 3 Timer output on match condition

APPENDIX A

Microtec Research ASMH85 Version 1.1C Dec 22 09:21:58 1993 Page 1

```

Command line: c:\devtool\h8mri\ASMH85.EXE -o 510pwm.obj -l 510pwm.src
Line Address
1          ; This program is to generate the PWM pulse from one of the H8/510
2          ; FRT Timers. The code will be debugged from the H8/510 eval board.
3          ; The system clock for this eval board is running at 9.834MHz
4          ;
5          ; Program : 510pwm.doc
6          ; Date : 12/1/93
7          ; By : Amelia Lam
8          ;
9          ;
10         .SECTION          CODE1,TEXT,LOCATE=H'1000
11
12 000000C4      TCNT      .EQU      H'C4
13 000000C0      TCR       .EQU      H'C0
14 000000C1      TCSR      .EQU      H'C1
15 000000C2      TCORA     .EQU      H'C2
16 000000C3      TCORB     .EQU      H'C3
17 00000002      IPRC      .EQU      H'02
18
19          ; To initialize the 510 FRT
20          ;
21
22 00001000 04 00 8F      TINI:   LDC.B      #H'00,TP          ; set the stack pointer
23 00001003 5F 22 30      MOV.W     #H'2230,SP
24 00001006 04 00 8D      LDC.B     #H'00,DP
25 00001009 04 00 8C      LDC.B     #H'00,EP
26 0000100C 0C 06 00 88  LDC.W     #H'0600,SR
27 00001010 04 FF 8B      LDC.B     #H'FF,BR
28 00001013 05 02 06 70  MOV.B     #H'70,@IPRC:8
29
30 00001017 04 FE 8B      LDC.B     #H'FE,BR
31 0000101A 05 C1 06 09  MOV.B     #H'09,@TCSR:8
32 0000101E 05 C2 06 0F D20:  MOV.B     #H'0F,@TCORA:8      ; 1 to matchB, 0 to matchA
33 00001022 05 C3 06 4D      MOV.B     #H'4D,@TCORB:8      ; 20% duty cycle
34 00001026 05 C0 06 D2      MOV.B     #H'D2,@TCR:8
35 0000102A 1E 00 6A      BSR       DLY
36 0000102D 05 C0 06 00      MOV.B     #H'00,@TCR:8
37 00001031 1E 00 63      BSR       DLY
38 00001034 05 C2 06 1F D40:  MOV.B     #H'1F,@TCORA:8      ; 40% duty cycle
39 00001038 05 C3 06 4D      MOV.B     #H'4D,@TCORB:8
40 0000103C 05 C0 06 D2      MOV.B     #H'D2,@TCR:8
41 00001040 1E 00 54      BSR       DLY
42 00001043 05 C0 06 00      MOV.B     #H'00,@TCR:8
43 00001047 1E 00 4D      BSR       DLY
44 0000104A 05 C2 06 4D D50:  MOV.B     #H'4D,@TCORA:8      ; 50% duty cycle
45 0000104E 05 C3 06 26      MOV.B     #H'26,@TCORB:8
46 00001052 05 C0 06 CA      MOV.B     #H'CA,@TCR:8      ; intr enabled, clear on A
47 00001056 1E 00 3E      BSR       DLY                ; clk source = /64
48 00001059 05 C0 06 00      MOV.B     #H'00,@TCR:8
49 0000105D 1E 00 37      BSR       DLY
50 00001060 05 C2 06 4D D60:  MOV.B     #H'4D,@TCORA:8      ; 60% duty cycle
51 00001064 05 C3 06 1F      MOV.B     #H'1F,@TCORB:8
52 00001068 05 C0 06 CA      MOV.B     #H'CA,@TCR:8
53 0000106C 1E 00 28      BSR       DLY
54 0000106F 05 C0 06 00      MOV.B     #H'00,@TCR:8
55 00001073 1E 00 21      BSR       DLY
56 00001076 05 C2 06 4D D80:  MOV.B     #H'4D,@TCORA:8      ; 80% duty cycle

```

Microtec Research ASMH85 Version 1.1C Dec 22 09:21:58 1993 Page 2

```

Line Address
57 0000107A 05 C3 06 0F      MOV.B     #H'0F,@TCORB:8
58 0000107E 05 C0 06 CA      MOV.B     #H'CA,@TCR:8
59 00001082 1E 00 12      BSR       DLY
60 00001085 05 C0 06 00      MOV.B     #H'00,@TCR:8
61 00001089 1E 00 0B      BSR       DLY
62
63 0000108C 10 10 1E      COUNT:   JMP      @D20
64
65          ; Compare match interrupt
66          ;
67
68 0000108F 05 C1 D6      MATA:    BCLR.B     #6,@TCSR:8      ; clear CMFA bit
69 00001092 0A          RTE
70
71 00001093 05 C1 D7      MATB:    BCLR.B     #7,@TCSR:8      ; clear CMFB bit
72 00001096 0A          RTE
73
74 00001097 54 08          DLY:     MOV.B     #8,R4          ; delay for 5s
75 00001099 5B FF FF      DLY1:    MOV.W     #H'ffff,R3
76 0000109C 0C 00 01 33  DLY2:    SUB.W     #1,R3
77 000010A0 0C 00 01 BB      DIVXU.W  #1,R3
78 000010A4 0C 00 01 AB      MULXU.W  #1,R3
79 000010A8 26 F2          BNE      DLY2
80 000010AA 0C 00 01 34      SUB.W     #1,R4
81 000010AE 26 E9          BNE      DLY1
82 000010B0 19          RTS
83
84          ; To set up the interrupt vector
85          ;
86
87         .SECTION          TABLE1,DATA,LOCATE=H'0000
88
89         .ORG      H'0000
90 00000000 00 00 10 00      .DATA.L  TINI
91
92         .ORG      H'00C0

```

```
93 000000C0 00 00 10 8F CMIA .DATA.L MATA
94 000000C4 00 00 10 93 CMIB .DATA.L MATB
95
96 .END
```

Microtec Research ASMH85 Version 1.1C Dec 22 09:21:58 1993 Page 3

Cross Reference

Label	Value	References
CMIA	000000C0	-93
CMIB	000000C4	-94
COUNT	0000108C	-63
D20	0000101E	-32 63
D40	00001034	-38
D50	0000104A	-44
D60	00001060	-50
D80	00001076	-56
DLY	00001097	35 37 41 43 47 49 53 55 59 61 -74
DLY1	00001099	-75 81
DLY2	0000109C	-76 79
IIRC	00000002	-17 28
MATA	0000108F	-68 93
MATB	00001093	-71 94
TCNT	000000C4	-12
TCORA	000000C2	-15 32 38 44 50 56
TCORB	000000C3	-16 33 39 45 51 57
TCL	000000C0	-13 34 36 40 42 46 48 52 54 58 60
TCSR	000000C1	-14 31 68 71
TINI	00001000	-22 90

Microtec Research ASMH85 Version 1.1C Dec 22 09:21:58 1993 Page 4

Section Table

Section	Attribute	Size	Start
CODE1	ABS-TEXT	00B1	00001000
TABLE1	ABS-DATA	00C8	00000000

Errors: 0, Warnings: 0

The information contained in this document has been carefully checked, however the contents of this document may be changed and modified without notice. Hitachi America, Ltd. shall assume no responsibility for inaccuracies, or any problem involving patent infringement caused when applying the descriptions in this document. This material is protected by copyright laws. Hitachi America, Ltd. reserves all rights.