

Hitachi Microcomputer  
Technical Q & A  
H8/300H Series

**HITACHI®**

# Introduction

The H8/300H series microcontrollers are high-performance Hitachi-original 16-bit microcontrollers that build in the optimum peripheral equipment for industrial machinery around high-speed H8/300 CPUs that have architecture upwardly compatible with H8/300 CPUs.

The microcontroller puts a CPU, RAM, direct memory access controller (DMAC), bus controller, timers, and a serial communication interface (SCI) on a single chip, making it suitable for a wide range of applications from small to large systems.

This microcontroller technical Q&A covers the H8/3001, H8/3002, H8/3003, H8/3042 series, H8/3032 series, and H8/3048 series.

**Table 0-1 H8/300H Series**

Item			H8/3003	H8/3002	H8/3001	H8/3042	H8/3041	H8/3040
CPU			H8/300H	H8/300H	H8/300H	H8/300H	H8/300H	H8/300H
Memory	ROM	Mask (byte)	—	—	—	64 k	48 k	32 k
		ZTAT™*	—	—	—	Yes	—	—
	RAM (byte)	512	512	512	2 k	2 k	2 k	
Address space (byte)			16 M	16 M	16 M	16 M	16 M	16 M
External data bus width (bit)			8/16	8/16	8/16	8/16	8/16	8/16
Timers	ITU (integrated timer unit)		5 ch	5 ch	5 ch	5 ch	5 ch	5 ch
	Watchdog timer		1 ch	1 ch	—	1 ch	1 ch	1 ch
DMA controller	Memory ↔ I/O		8 ch	4 ch	—	4 ch	4 ch	4 ch
	Memory ↔ memory		4 ch	2 ch	—	2 ch	2 ch	2 ch
Programmable timing pattern controller (TPC)			16 bits	16 bits	12 bits	16 bits	16 bits	16 bits
SCI (Asynchronous/clock-synchronous)			2 ch	2 ch	1 ch	2 ch	2 ch	2 ch
A/D converter	Resolution		10 bits	10 bits	10 bits	10 bits	10 bits	10 bits
	Input channel		8 ch	8 ch	4 ch	8 ch	8 ch	8 ch
	External trigger input		Yes	Yes	Yes	Yes	Yes	Yes
D/A converter	Resolution		—	—	—	8 bits	8 bits	8 bits
	Input channel		—	—	—	2 ch	2 ch	2 ch
Refresh controller			On-chip	On-chip	—	On-chip	On-chip	On-chip
Interrupts	External interrupts		9	7	4	7	7	7
	Internal Interrupts		34	30	20	30	30	30
I/O port			58	46	32	78	78	78
Package			QFP-112	QFP-100 TQFP-100	QFP-80 TQFP-80	QFP-100 TQFP-100	QFP-100 TQFP-100	QFP-100 TQFP-100
Miscellaneous			—	—	—	—	—	—

Note: ZTAT (Zero turn around time) is a trademark of Hitachi Ltd.

**Table I-1 H8/300H Series (cont)**

Item			H8/3048	H8/3047	H8/3044	H8/3032	H8/3031	H8/3030
CPU			H8/300H	H8/300H	H8/300H	H8/300H	H8/300H	H8/300H
Memory	ROM	Mask (byte)	128 k	96 k	32 k	64 k	32 k	16 k
		ZTAT™*	Yes	—	—	Yes	—	—
	RAM (byte)	4 k	4 k	2 k	2 k	1 k	512	
Address space (byte)			16 M	16 M	16 M	1 M	1 M	1 M
External data bus width (bit)			8/16	8/16	8/16	8	8	8
Timers	ITU (integrated timer unit)		5 ch	5 ch	5 ch	5 ch	5 ch	5 ch
	Watchdog timer		1 ch	1 ch	1 ch	1 ch	1 ch	1 ch
DMA controller	Memory ↔ I/O		4 ch	4 ch	4 ch	—	—	—
	Memory ↔ memory		2 ch	2 ch	2 ch	—	—	—
Programmable timing pattern controller (TPC)			16 bits	16 bits	16 bits	16 bits	16 bits	16 bits
SCI (Asynchronous/clock-synchronous)			2 ch	2 ch	2 ch	1 ch	1 ch	1 ch
A/D converter	Resolution		10 bits	10 bits	10 bits	10 bits	10 bits	10 bits
	Input channel		8 ch	8 ch	8 ch	8 ch	8 ch	8 ch
	External trigger input		Yes	Yes	Yes	Yes	Yes	Yes
D/A converter	Resolution		8 bits	8 bits	8 bits	—	—	—
	Input channel		2 ch	2 ch	2 ch	—	—	—
Refresh controller			On-chip	On-chip	On-chip	—	—	—
Interrupts	External interrupts		7	7	7	6	6	6
	Internal Interrupts		30	30	30	21	21	21
I/O port			78	78	78	63	63	63
Package			QFP-100 TQFP-100	QFP-100 TQFP-100	QFP-100 TQFP-100	QFP-80 TQFP-80	QFP-80 TQFP-80	QFP-80 TQFP-80
Miscellaneous			Built-in smart card interface, improved low-voltage, low-power performance			—	—	—

# **For Users of the Microcontroller Technical Q & A**

This *Microcontroller Technical Q & A* was compiled from answers to technical questions we received from Hitachi microcontroller users. We hope that it will be a useful addition to the *H8/300H series user manuals*. Before starting design of products that use microcontrollers, read through the manual to deepen your understanding of microcontroller products and re-familiarize yourself with those areas of difficulty at the design stage.

# Contents

## Section 1 CPU

### Registers

- (1) The Difference Between the CCR's V Flag and C Flag
- (2) The Relationship Between Data Size and V Flag Changes
- (3) Use of General Registers

### Bus Controller

- (1) Bus State While the CPU Is Operating
- (2) Bus Modes
- (3) Setting the Bus Controller in Area 7
- (4) External Installation of RAM to 8-Bit Bus Areas
- (5) Changing the Number of Wait States Inserted Per Area
- (6) Receiving  $\overline{\text{BREQ}}$  in Power-Down Mode
- (7) Maximum Wait Time After  $\overline{\text{BREQ}}$  Input

### Interrupts

- (1) Interrupt Sampling
- (2) Holding External Interrupts
- (3) Receiving NMIs During NMI Processing
- (4) Edge Rise and Fall Times for Interrupt Pins
- (5) Disable Timing for Interrupts
- (6) Exception Processing After a Reset
- (7) Using the Interrupt Controller
- (8) Receiving an External IRQ1 After Returning From Hardware Standby Mode
- (9) Interrupt Priority Within Groups
- (10) Interrupts When the Bus Is Released

### Resets

- (1) NMI Sampling Timing and Receiving After Reset
- (2) Initializing SP After Reset
- (3) Pin State During Power-On Reset
- (4)  $\overline{\text{RESO}}$  Pin Output From  $\overline{\text{RES}}$  Pin Input
- (5) Connecting  $\overline{\text{RES}}$  and  $\overline{\text{RESO}}$  Pins
- (6) Cautions for Reset Input

### Power-Down Mode

- (1) Executing Instructions When Switching to Hardware Standby Mode
- (2) Mode Pins During Hardware Standby Mode
- (3) Returning From Hardware Standby Mode
- (4) Interrupt Sampling and Receiving in Sleep Mode
- (5) Execution Time in Software Standby Mode
- (6) Operation When an Interrupt is Requested During Execution or While Fetching a SLEEP Instruction

Q&A No.	Page
QA300H-001A	1
QA300H-002A	2
QA300H-003A	3
QA300H-004	4
QA300H-005A	5
QA300H-006A	6
QA300H-007A	7
QA300H-008A	8
QA300H-009A	10
QA300H-010A	11
QA300H-011A	12
QA300H-012A	13
QA300H-013A	14
QA300H-014A	15
QA300H-015A	16
QA300H-016A	17
QA300H-017A	18
QA300H-018A	20
QA300H-019A	21
QA300H-020A	22
QA300H-021A	23
QA300H-022A	24
QA300H-023A	25
QA300H-024A	26
QA300H-025A	27
QA300H-026A	28
QA300H-027A	29
QA300H-028A	30
QA300H-029A	31
QA300H-030A	32
QA300H-031A	33
QA300H-032A	34

	Q&A No.	Page
<b>Instructions</b>		
(1) Support for the DAA (DAS) Instruction with the INC (DEC) Instruction	QA300H-033A	36
(2) BRA and BRN Instructions	QA300H-034A	37
(3) BRN Instruction	QA300H-035A	38
(4) The SUBX Instruction	QA300H-036A	39
(5) Odd Address Values During STC Instruction Execution	QA300H-037A	40
(6) Interrupts and DMA Transfer Requests While the EEPMOV Instruction Is Executing	QA300H-038A	41
(7) The Difference Between EEPMOV.B and EEPMOV.W	QA300H-039A	42
<b>Miscellaneous</b>		
(1) Cautions on Stack Operation	QA300H-040A	43
(2) On-Chip Peripheral LSI Access When the Bus Is Released	QA300H-041A	44
(3) Areas That Can Be Used as ROM by the Vector Table	QA300H-042A	45
(4) Pin State During the Oscillation Settling Time	QA300H-043A	46
<b>Section 2 On-Chip Peripherals</b>		
<b>DMA Controller</b>		
(1) Receiving DMAC Startup Requests	QA300H-101	47
(2) Addresses During DMA Transfers	QA300H-102	49
(3) $\overline{\text{TEND}}$ Signal Output Timing 1	QA300H-103	50
(4) $\overline{\text{TEND}}$ Signal Output Timing 2	QA300H-104	51
(5) The Relationship Between the DMAC's DTE and DTIE Bits	QA300H-105	52
(6) DMAC Startup	QA300H-106	53
(7) The DMAC and Timer Interrupts	QA300H-107	54
(8) Operation After a DMAC End Interrupt Is Generated 1	QA300H-108	55
(9) Operation After a DMAC End Interrupt Is Generated 2	QA300H-109	56
(10) DMA Transfers Started up by Serial Transfers	QA300H-110	57
(11) Time Until DMAC Startup by the $\overline{\text{DREQ}}$ Pin	QA300H-111	58
(12) Reverse Operation in the DMA Repeat Mode	QA300H-112	59
(13) Use of Dual-Function Pins	QA300H-113	60
(14) I/O Ports and the $\overline{\text{DREQ}}$ Pin	QA300H-114	61
<b>ITU</b>		
(1) PWM Mode and Interrupts	QA300H-115	62
(2) Clearing the Counters	QA300H-116	63
(3) Pulse Output From the ITU	QA300H-117	64
(4) ITU Cascade Connections	QA300H-118	65
(5) Setting the ITU's PWM Output	QA300H-119	66
(6) ITU Output and Port Output	QA300H-120	67
(7) ITU Settings	QA300H-121	69
(8) Independent Operation of TCNT4 Using Reset-Synchronized PWM Mode	QA300H-122	72
<b>Watchdog Timer</b>		
(1) Halting the WDT's System Clock	QA300H-123	73

**Serial Communications Interface (SCI)**

- (1) Using the RDR and TDR When the SCI Is Not Being Used
- (2) I/O Settings of Clock Pins for the SCI
- (3) Serial I/O Pin State
- (4) Simultaneous Transmission and Reception with the SCI
- (5) RDRF
- (6) Setting for Asynchronous Transmission
- (7) How Data Is Transferred to the TDR
- (8) Timing of Setting RDRF
- (9) Timing of Setting TDRE
- (10) SCI Reception Errors
- (11) Operating the SCI in External Clock Mode
- (12) System Clocks and SCK Phases

**A/D Converter**


- (1) Changing the A/D Mode and Channel During A/D Conversion

**I/O Ports**

- (1) Using General-Purpose Ports
- (2) Processing Ports When Not in Use

Q&A No.	Page
QA300H-124	74
QA300H-125	75
QA300H-126	76
QA300H-127	77
QA300H-128	78
QA300H-129	79
QA300H-130	81
QA300H-131A	83
QA300H-132A	85
QA300H-133	87
QA300H-134	88
QA300H-135	89
QA300H-136	90
QA300H-137	91
QA300H-138	92

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-001A	
<b>Topic</b>	The Difference Between the CCR's V Flag and C Flag			
<b>Question</b>	<p>Since the CCR's V flag and C flag both flag a 1 when an operation overflows, what is the difference?</p>		<b>Classification—H8/300H</b>	
			0	Software
				Registers
				Bus controller
				Interrupts
				Resets
				Power-down mode
				Instructions
				Miscellaneous
				DMA controller
				ITU
				Watchdog timer
				SCI
				A/D converter
				I/O ports
<b>Answer</b>	<p>The CCR's V flag is accessed to see if an overflow has occurred in a signed operation. In figure 1.1, which is a byte-sized operation, the flag is set to 1 when the result is smaller than the negative minimum (H'80) or larger than the positive maximum (H'7F).</p>		<b>Related Manuals</b>	
 <p style="text-align: center;"><b>Figure 1.1 V Flag Operation</b></p> <p>In contrast, the CCR's C flag is accessed to see if an overflow has occurred in an unsigned operation. In figure 1.2, which is a byte-sized operation, the flag is set to 1 when the result is smaller than the minimum (H'00) or larger than the maximum (H'FF).</p>			<b>Manual Title</b>	
			<b>Other Technical Documentation</b>	
			<b>Document Name</b>	
	<p><b>Related Microcomputer Technical Q&amp;A</b></p>		<b>Title</b>	
<b>References</b>				

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-002A	
<b>Topic</b>	The Relationship Between Data Size and V Flag Changes			
<b>Question</b>	<p>Do the changes in the CCR's V flag vary with data size?</p>		<b>Classification—H8/300H</b>	
			0	Software
				Registers
				Bus controller
				Interrupts
				Resets
				Power-down mode
				Instructions
				Miscellaneous
				DMA controller
				ITU
				Watchdog timer
				SCI
				A/D converter
		I/O ports		
<b>Answer</b>	<p>The CCR's V flag changes when an overflow is detected in the result of a signed arithmetic operation. This operation is the same for all data sizes. However, the timing of the changes in the flag varies as follows:</p> <ul style="list-style-type: none"> <li>• Byte: When the value is smaller than H'80 or larger than H'7F.</li> <li>• Word: When the value is smaller than H'8000 or larger than H'7FFF.</li> <li>• Longword: When the value is smaller than H'80000000 or larger than H'7FFFFFFF.</li> </ul>		<b>Related Manuals</b>	
			<b>Manual Title</b>	
			<b>Other Technical Documentation</b>	
			<b>Document Name</b>	
		<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>			
<b>References</b>				

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-003A																								
<b>Topic</b>	Use of General Registers																										
<b>Question</b>	<p>Can different general registers be used as 8-bit, 16-bit, and 32-bit registers at the same time?</p>		<b>Classification—H8/300H</b>																								
			0	Software																							
				Registers																							
				Bus controller																							
				Interrupts																							
				Resets																							
				Power-down mode																							
				Instructions																							
				Miscellaneous																							
				DMA controller																							
				ITU																							
				Watchdog timer																							
				SCI																							
				A/D converter																							
				I/O ports																							
<b>Answer</b>	<p>Yes. Registers can be set freely for use as shown in figure 1.3.</p> <div style="border: 1px solid black; padding: 10px; margin: 10px auto; width: fit-content;"> <table style="width: 100%; border-collapse: collapse; text-align: center;"> <tr> <td style="border: 1px solid black; width: 30%;">E0</td> <td style="border: 1px solid black; width: 30%;">R0H</td> <td style="border: 1px solid black; width: 30%;">R0L</td> </tr> <tr> <td colspan="3" style="border: 1px solid black; height: 20px;">ER1</td> </tr> <tr> <td style="border: 1px solid black;">E2</td> <td style="border: 1px solid black;">R2H</td> <td style="border: 1px solid black;">R2L</td> </tr> <tr> <td colspan="3" style="border: 1px solid black; height: 20px;">ER3</td> </tr> <tr> <td style="border: 1px solid black;">E4</td> <td colspan="2" style="border: 1px solid black;">E4</td> </tr> <tr> <td style="border: 1px solid black;">E5</td> <td colspan="2" style="border: 1px solid black;">E5</td> </tr> <tr> <td style="border: 1px solid black;">E6</td> <td style="border: 1px solid black;">R6H</td> <td style="border: 1px solid black;">R6L</td> </tr> <tr> <td colspan="3" style="border: 1px solid black; height: 20px;">ER7 (SP)</td> </tr> </table> <p>Note: ER7 is used as the SP without any special notice being given.</p> </div>		E0	R0H	R0L	ER1			E2	R2H	R2L	ER3			E4	E4		E5	E5		E6	R6H	R6L	ER7 (SP)			<b>Related Manuals</b>
E0			R0H	R0L																							
ER1																											
E2			R2H	R2L																							
ER3																											
E4	E4																										
E5	E5																										
E6	R6H	R6L																									
ER7 (SP)																											
			<b>Manual Title</b>																								
			<b>Other Technical Documentation</b>																								
			<b>Document Name</b>																								
			See section 2.4.2, General Registers, in the following manuals:																								
			• <i>H8/3002 Hardware Manual</i>																								
			• <i>H8/3003 Hardware Manual</i>																								
			• <i>H8/3042 Series Hardware Manual</i>																								
			<b>Related Microcomputer Technical Q&amp;A</b>																								
			<b>Title</b>																								
<b>References</b>																											

**Figure 1.3 Use of General Registers**

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-004												
<b>Topic</b>	Bus State While the CPU Is Operating														
<b>Question</b>	<ol style="list-style-type: none"> <li>1. What is the bus state during CPU internal processing?</li> <li>2. What is the bus state after <math>\overline{\text{DREQ}}</math> is received?</li> <li>3. What is the bus state after <math>\overline{\text{BREQ}}</math> is received?</li> </ol>		<b>Classification—H8/300H</b>												
				Software											
				Registers											
			0	Bus controller											
				Interrupts											
				Resets											
				Power-down mode											
				Instructions											
				Miscellaneous											
				DMA controller											
				ITU											
				Watchdog timer											
				SCI											
				A/D converter											
				I/O ports											
<b>Answer</b>	<p>See table 1.1.</p> <p><b>Table 1.1 Bus State While the CPU Is Operating</b></p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="text-align: left;">CPU Operation</th> <th style="text-align: left;">Address Bus</th> <th style="text-align: left;">Data Bus</th> </tr> </thead> <tbody> <tr> <td>During internal CPU processing</td> <td>Hold</td> <td>High impedance</td> </tr> <tr> <td>After <math>\overline{\text{DREQ}}</math> is received</td> <td>DMA address</td> <td>DMA data</td> </tr> <tr> <td>After <math>\overline{\text{BREQ}}</math> is received</td> <td>High impedance</td> <td>High impedance</td> </tr> </tbody> </table>		CPU Operation	Address Bus	Data Bus	During internal CPU processing	Hold	High impedance	After $\overline{\text{DREQ}}$ is received	DMA address	DMA data	After $\overline{\text{BREQ}}$ is received	High impedance	High impedance	<b>Related Manuals</b>
CPU Operation			Address Bus	Data Bus											
During internal CPU processing			Hold	High impedance											
After $\overline{\text{DREQ}}$ is received			DMA address	DMA data											
After $\overline{\text{BREQ}}$ is received			High impedance	High impedance											
		<b>Manual Title</b>													
		<b>Other Technical Documentation</b>													
		<b>Document Name</b>	<p>See figure 6.18, External Bus Release State, in the following manuals:</p> <ul style="list-style-type: none"> <li>• <i>H8/3002 Hardware Manual</i></li> <li>• <i>H8/3003 Hardware Manual</i></li> <li>• <i>H8/3042 Series Hardware Manual</i></li> </ul>												
		<b>Related Microcomputer Technical Q&amp;A</b>													
		<b>Title</b>													
<b>References</b>															

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-005A
<b>Topic</b>	Bus Modes		
<b>Question</b>	<p>Section 6.2.1 of the H8/3003 Hardware Manual says, “When even 1 bit of the ABWCR is cleared to 0, the bus mode becomes 16 bits.” Does this mean that all areas can be accessed in 16-bit mode?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
0			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<p>No. When a given bit ADW<sub>n</sub> (bus width control for area n) of the ABWCR (bus width control register) is cleared to 0, only that area whose bit is cleared can be accessed in 16-bit mode. The manual description might better read, "When even one area is set as a 16-bit accessed space, the H8/300H CPU goes into 16-bit bus mode and D15–D0 can all be used as the data bus. This means that I/O ports that are also used as the lower data bus (D7–D0) cannot be used as general ports, even in an 8-bit access space."</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
			<p>See table 6.4, Address Space and Data Bus Used, in the following manuals:</p> <ul style="list-style-type: none"> <li>• <i>H8/3002 Hardware Manual</i></li> <li>• <i>H8/3003 Hardware Manual</i></li> <li>• <i>H8/3042 Series Hardware Manual</i></li> </ul>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-006A	
<b>Topic</b>	Setting the Bus Controller in Area 7			
<b>Question</b>	<p>Since area 7 mixes on-chip RAM and internal I/O registers, in which areas are the bus widths and access states set by the bus controller valid?</p>		<b>Classification—H8/300H</b>	
				Software
				Registers
			0	Bus controller
				Interrupts
				Resets
				Power-down mode
				Instructions
				Miscellaneous
				DMA controller
				ITU
				Watchdog timer
				SCI
				A/D converter
				I/O ports
<b>Answer</b>	<p>In area 7, the bus width and number of access states set by the bus controller are valid in areas other than the on-chip RAM and internal I/O registers. (The addresses of the area differ according to the product. See the manual for details.) On-chip RAM has a fixed bus width of 16-bits and a fixed number of access states of 2. The internal I/O registers can have bus widths of 8-bits or 16-bits, and have a fixed number of access states of 3.</p>		<b>Related Manuals</b>	
			<b>Manual Title</b>	
			<b>Other Technical Documentation</b>	
			<b>Document Name</b>	
			See figure 6.2, Access Area Map for Each Operating Mode, in the following manuals:	
			<ul style="list-style-type: none"> <li>• <i>H8/3002 Hardware Manual</i></li> <li>• <i>H8/3003 Hardware Manual</i></li> <li>• <i>H8/3042 Series Hardware Manual</i></li> </ul>	
			<b>Related Microcomputer Technical Q&amp;A</b>	
			<b>Title</b>	
<b>References</b>	<p>When the RAME (RAM enable) bit of the SYSCR (system control register) is cleared to 0, the on-chip RAM is not valid and the settings of area 7 are followed. The CS signal outputs low in all of area 7.</p>			

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-007A	
<b>Topic</b>	External Installation of RAM to 8-Bit Bus Areas			
<b>Question</b>	<p>When RAM is externally installed in 8-bit bus space, which signal should be used to access it, <math>\overline{HWR}</math> or <math>\overline{LWR}</math>?</p>		<b>Classification—H8/300H</b>	
				Software
				Registers
			0	Bus controller
				Interrupts
				Resets
				Power-down mode
				Instructions
				Miscellaneous
				DMA controller
				ITU
				Watchdog timer
				SCI
				A/D converter
				I/O ports
<b>Answer</b>	<p>Use the <math>\overline{HWR}</math> signal.</p>		<b>Related Manuals</b>	
			<b>Manual Title</b>	
		<b>Other Technical Documentation</b>		
		<b>Document Name</b>		
		<p>See table 6.4, Address Space and Data Bus Used, in the following manuals:</p> <ul style="list-style-type: none"> <li>• <i>H8/3002 Hardware Manual</i></li> <li>• <i>H8/3003 Hardware Manual</i></li> <li>• <i>H8/3042 Series Hardware Manual</i></li> </ul>		
		<b>Related Microcomputer Technical Q&amp;A</b>		
		<b>Title</b>		
<b>References</b>				

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-008A-1	
<b>Topic</b>	Changing the Number of Wait States Inserted Per Area			
<b>Question</b>	<p>1. Can the wait mode be set for individual areas?</p> <p>2. If not, how should the wait mode be set to change the number of access states inserted for individual areas?</p>		<b>Classification—H8/300H</b>	
			Software	
			Registers	
			0 Bus controller	
			Interrupts	
			Resets	
			Power-down mode	
			Instructions	
			Miscellaneous	
			DMA controller	
			ITU	
			Watchdog timer	
			SCI	
			A/D converter	
	I/O ports			
<b>Answer</b>	<p>1. WMS (wait mode select) bits 1 and 0 of the WCR (wait control register), which set the wait mode, are common to all areas. For this reason, the wait mode cannot be set for individual areas.</p> <p>2. The following areas, can, however, be mixed:</p> <ul style="list-style-type: none"> <li>• Wait disabled areas</li> <li>• Areas to which wait states are only inserted by the <math>\overline{\text{WAIT}}</math> pin (pin wait mode 0)</li> <li>• Areas in which WC (wait count) bits 1 and 0 of the WCR are valid (programmable wait mode, pin wait mode 1, or pin auto-wait mode)</li> </ul> <p>The number of access states for individual areas can be changed by using these in combination. An example is shown below and in tables 1.2 and 1.3.</p>		<b>Related Manuals</b>	
				<b>Manual Title</b>
				<b>Other Technical Documentation</b>
				<b>Document Name</b>
				See section 6.3.5 (5), WSC Setting Example, in the following manuals: <ul style="list-style-type: none"> <li>• <i>H8/3002 Hardware Manual</i></li> <li>• <i>H8/3003 Hardware Manual</i></li> <li>• <i>H8/3042 Series Hardware Manual</i></li> </ul>
		<b>Related Microcomputer Technical Q&amp;A</b>		
		<b>Title</b>		
<b>References</b>	<p>The bus width and the enabled/disabled state of WSC (wait state controller) operation can be set for individual areas.</p>			

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-008A-2
<b>Topic</b>	Changing the Number of Wait States Inserted Per Area		
<b>Answer</b>			

Example: To set the following access states for the following areas:

- Areas 0–1: 2 states
- Area 2: 3 states
- Areas 3–4: 4 states
- Area 5: 5 states
- Areas 6–7: 6 states

**Table 1.2 Changing the Number of Wait States Inserted Per Area**

Area	Memory Map	Wait States from WC Bit	Enable/Disable of Wait Insertion from WAIT Pin	Waits from WAIT pin	Access States
Area 0	2-state access space	Invalid	Disable	—	2
Area 1	Wait-disabled area				
Area 2	3-state access space pin wait mode 0	Invalid	Enable	0	3
Area 3	3-state access space pin wait mode 1	Valid/1 state	Enable	0	4
Area 4					
Area 5					
Area 6	3-state access space	Invalid	Enable	3	6
Area 7	pin wait mode 0				

**Table 1.3 Register Settings**

Register	Address	Setting																		
ASTCR (Access state control register)	H'FC	<table border="1"> <tr> <td>7</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> </table>	7								0	1	1	1	1	1	1	1	0	0
7								0												
1	1	1	1	1	1	1	0	0												
WCER (Wait state control enable register)	H'38	<table border="1"> <tr> <td>7</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> </table>	7								0	0	0	1	1	1	0	0	0	0
7								0												
0	0	1	1	1	0	0	0	0												
WCR	H'F9	<table border="1"> <tr> <td>7</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0</td> </tr> <tr> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> </table>	7								0	—	—	—	—	1	0	0	0	1
7								0												
—	—	—	—	1	0	0	0	1												

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-009A	
<b>Topic</b>	Receiving $\overline{\text{BREQ}}$ in Power-Down Mode			
<b>Question</b>	<ol style="list-style-type: none"> <li>1. Can <math>\overline{\text{BREQ}}</math> be received in sleep mode?</li> <li>2. Can <math>\overline{\text{BREQ}}</math> be received in hardware/software standby mode?</li> </ol>		<b>Classification—H8/300H</b>	
				Software
				Registers
			0	Bus controller
				Interrupts
				Resets
				Power-down mode
				Instructions
				Miscellaneous
				DMA controller
				ITU
				Watchdog timer
				SCI
				A/D converter
				I/O ports
<b>Answer</b>	<ol style="list-style-type: none"> <li>1. Yes</li> <li>2. Since both the hardware standby mode and software standby mode bring on-chip peripheral modules to a halt (including the clock), <math>\overline{\text{BREQ}}</math> cannot be received.</li> </ol>		<b>Related Manuals</b>	
				<b>Manual Title</b>
				<b>Other Technical Documentation</b>
				<b>Document Name</b>
		<b>Related Microcomputer Technical Q&amp;A</b>		
		<b>Title</b>		
<b>References</b>				

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-010A
<b>Topic</b>	Maximum Wait Time After $\overline{\text{BREQ}}$ Input		
<b>Question</b>	<p>Why does it take so long between <math>\overline{\text{BREQ}}</math> input and <math>\overline{\text{BACK}}</math> output?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
0			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<p>Because the <math>\overline{\text{BREQ}}</math> request is held in the following cases:</p> <ol style="list-style-type: none"> <li>1. When DMAC (DMA controller) data is being transferred in burst mode or block transfer mode.</li> <li>2. When waits are inserted during accesses of external addresses.</li> </ol> <p>Example: When an instruction with a word-size operand is executed with an 8-bit bus in pin wait mode 1: 1 bus cycle (3 states + inserted wait states + wait states inserted by pin) <math>\times</math> 2.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-011A
<b>Topic</b>	Interrupt Sampling		
<b>Question</b>	When are external interrupts (NMI, IRQn) sampled?		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			0 Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
	I/O ports		
<b>Answer</b>	Sampling occurs at every fall of the system clock $\phi$ .		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
			See figure 18.17, Interrupt Input Timing, in the following manuals: <ul style="list-style-type: none"> <li>• <i>H8/3002 Hardware Manual</i></li> <li>• <i>H8/3003 Hardware Manual</i></li> </ul> See figure 20.17, Interrupt Input Timing, in the following manual: <ul style="list-style-type: none"> <li>• <i>H8/3042 Hardware Manual</i></li> </ul>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-012A
<b>Topic</b>	Holding External Interrupts		
<b>Question</b>	<ol style="list-style-type: none"> <li>1. Are the IRQn interrupt requests held if they are produced when the IRQnE (IRQ enable) bit of the IER (IRQ enable register), which controls external interrupts (IRQn), is cleared to 0?</li> <li>2. Are IRQn interrupt requests held if they are produced when interrupts are masked with the I and UI bits of the CCR (condition code register)?</li> </ol>		<b>Classification—H8/300H</b>
			0
			0
			0
			0
			0
			0
			0
			0
			0
			0
			0
			0
			0
<b>Answer</b>	<ol style="list-style-type: none"> <li>1. Yes. When the signal specified by the ISCR (IRQ sense control register) drives the IRQn pin, the IRQnF (IRQn flag) of the ISR (IRQ status register) is set to 1. This is not affected by the state of the IRQnE bit. When the IRQnE bit is set to 1 while the IRQnF is set to 1, an interrupt is requested. The IRQnF bit can be cleared with software.</li> <li>2. Yes. As in the above case, IRQnF is not affected by the state of the I and UI bits. When the IRQnE and IRQnF bits are set to 1 and the interrupt mask is cleared, the interrupt is accepted.</li> </ol>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	See figure 5.2, IRQ Interrupt Block Diagram, in the following manuals: <ul style="list-style-type: none"> <li>• <i>H8/3002 Hardware Manual</i></li> <li>• <i>H8/3003 Hardware Manual</i></li> <li>• <i>H8/3042 Series Hardware Manual</i></li> </ul>		
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-013A	
<b>Topic</b>	Receiving NMIs During NMI Processing			
<b>Question</b>	<p>If the NMI has the highest priority and is always accepted, will another NMI be accepted if it is generated while the NMI interrupt processing routine is running?</p>		<b>Classification—H8/300H</b>	
			0	Software
				Registers
				Bus controller
				Interrupts
				Resets
				Power-down mode
				Instructions
				Miscellaneous
				DMA controller
				ITU
				Watchdog timer
				SCI
				A/D converter
		I/O ports		
<b>Answer</b>	<p>If another NMI is generated while an NMI interrupt processing routine is running, that interrupt request is accepted superimposed over the first.</p>		<b>Related Manuals</b>	
			<b>Manual Title</b>	
			<b>Other Technical Documentation</b>	
			<b>Document Name</b>	
			<b>Related Microcomputer Technical Q&amp;A</b>	
			<b>Title</b>	
<b>References</b>				

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-014A
<b>Topic</b>	Edge Rise and Fall Times for Interrupt Pins		
<b>Question</b>	<p>When an edge trigger is used for an external interrupt, what are the longest allowed rise and fall times of the edge?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
0			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
			I/O ports
<b>Answer</b>	<p>Make it no more than 2 states. More than this will produce the following effects:</p> <ol style="list-style-type: none"> <li>1. Interrupts will not be accepted because the edge change is not detected.</li> <li>2. More than one edge will be detected internally for each change in the external pin signal, so multiple interrupts will be requested.</li> </ol>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-015A	
<b>Topic</b>	Disable Timing for Interrupts			
<b>Question</b>	<ol style="list-style-type: none"> <li>1. Are interrupts disabled the instant that the peripheral module's interrupt enable bit is cleared to 0?</li> <li>2. When the interrupt enable bit of the IER (IRQ enable register) is cleared to 0, are interrupt instantly disabled?</li> </ol>		<b>Classification—H8/300H</b>	
			0	Software
				Registers
				Bus controller
				Interrupts
				Resets
				Power-down mode
				Instructions
				Miscellaneous
				DMA controller
				ITU
				Watchdog timer
				SCI
				A/D converter
		I/O ports		
<b>Answer</b>	<ol style="list-style-type: none"> <li>1. Interrupts are disabled after the instruction that cleared the interrupt enable bit to 0 finishes executing. When an interrupt request is generated while the zeroing instruction is executing, that interrupt request is accepted after the instruction completes its execution.</li> <li>2. Interrupts are disabled after the instruction that cleared the interrupt enable bit to 0 finishes executing. When an interrupt request is generated while the zeroing instruction is executing, that interrupt request is not accepted after the instruction completes its execution since the request signal is cleared simultaneously with the enable bit. However, since the IRQn flag is held, the next time the interrupt enable bit is set to 1, that interrupt is accepted.</li> </ol>		<b>Related Manuals</b>	
			<b>Manual Title</b>	
			<b>Other Technical Documentation</b>	
			<b>Document Name</b>	See section 5.5.1, Interrupt Generation and Disable Contention, in the following manuals:
				<ul style="list-style-type: none"> <li>• <i>H8/3002 Hardware Manual</i></li> <li>• <i>H8/3003 Hardware Manual</i></li> <li>• <i>H8/3042 Series Hardware Manual</i></li> </ul>
		<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>	Also see section 1.3.2, Holding External Interrupts (QA300H-012A), in this manual.		
<b>References</b>				

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-016A
<b>Topic</b>	Exception Processing After a Reset		
<b>Question</b>	<p>Are interrupts ever generated immediately following resets?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			0 Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<p>No. Immediately after a reset, all interrupts, including NMIs, are disabled. However, when the first instruction of a program is executed, NMIs are accepted.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
			<p>See section 4.2.3, Interrupts After a Reset, in the following manuals:</p> <ul style="list-style-type: none"> <li>• <i>H8/3002 Hardware Manual</i></li> <li>• <i>H8/3003 Hardware Manual</i></li> <li>• <i>H8/3042 Series Hardware Manual</i></li> </ul>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-017A-1
<b>Topic</b>	Using the Interrupt Controller		
<b>Question</b>	<p>How should the two interrupt priority levels be used to make effective use of the interrupt controller?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
0			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
			I/O ports
<b>Answer</b>	<p>By rewriting the values set in IPRA and IPRB (interrupt priority registers A and B) for every interrupt processing routine, the interrupt priority can be changed at any time. IPRA and IPRB are 1-word registers, so they are easy to manipulate. A sample program is shown in figure 1.4. See the procedures after the figure for a more concrete example on use.</p> <div style="border: 1px solid black; padding: 10px; margin: 10px 0;"> <pre> PUSH          R0  ———— Saves content of R0 MOV.W  @IPRA, R0  ———— Saves IPRA value PUSH          R0  ———— MOV.W  #NEW, R0  ———— Sets the new IPRA value to NEW MOV.W  R0, @IPRA ———— ANDC   #H'BF, CCR ———— Clears the UI bit ⋮           ⋮ POP     R0     ———— Reverts to the saved IPRA value MOV.W  R0, @IPRA ———— POP     R0     ———— Reverts to the saved R0 value RTE                 </pre> </div> <p style="text-align: center;"><b>Figure 1.4 Sample Program</b></p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			


# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-017A-2
<b>Topic</b>	Using the Interrupt Controller		
<b>Answer</b>			

1. Procedure for setting interrupt priority:
  - a. Set the UE (user bit enable) bit of the SYSCR (system control register) to 0, the I bit (interrupt mask) of the CCR (condition code register) to 1, and the CCR's UI (user bit/interrupt mask) bit to 0. In this state, only NMIs and priority 1 interrupt sources are accepted.
  - b. Set the interrupt priorities for each interrupt source on the user end.
  - c. Perform the following processing during the interrupt processing routines. Following the interrupt priorities set by the user, interrupts of priorities lower than the interrupt in question are masked by writing a 0 to the appropriate bits in IPRA and IPRB.
2. Figure 1.5 shows the processing procedures when the interrupt priorities set by the user are as shown in table 1.4.

**Table 1.4 Interrupt Priorities**

Interrupt Source	User-Set Priorities		Initial IPRA, IPRB Settings
Timer 1	5	Highest	1
Timer 2	4	↑	1
SCI 1	3		1
Timer 3	2	↓	1
Timer 4	1		1
SCI 2	0	Lowest	1



**Figure 1.5 Processing Procedures**

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-018A
<b>Topic</b>	Receiving an External IRQ1 After Returning From Hardware Standby Mode		
<b>Question</b>	<p>In the hardware standby mode, I set the <math>\overline{\text{IRQ1}}</math> pin to low and then left the hardware standby mode. Will interrupts be accepted after returning while the <math>\overline{\text{IRQ1}}</math> pin remains low?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
0			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<p>Interrupts will not be accepted immediately after returning. A reset clears hardware standby mode. This initializes the IER (IRQ enable register) and IRQ1 becomes disabled (the IRQ1E (IRQ1 enable) bit of the IER = 0). Thereafter, if the IRQ1E bit of the IER is set to 1 and the I and UI bits of the CCR enable interrupts, interrupts will be accepted.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
			See section 4.2.3, Interrupts After a Reset, in the following manuals: <ul style="list-style-type: none"> <li>• <i>H8/3002 Hardware Manual</i></li> <li>• <i>H8/3003 Hardware Manual</i></li> <li>• <i>H8/3042 Series Hardware Manual</i></li> </ul>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-019A
<b>Topic</b>	Interrupt Priority Within Groups		
<b>Question</b>	<ol style="list-style-type: none"> <li>1. When external interrupts occur simultaneously within groups with the same priority (for example, IRQ4–IRQ7) which has priority?</li> <li>2. When an IRQ4 interrupt occurs during an IRQ7 interrupt processing routine, what happens? (Does IRQ4 wait or does IRQ4 processing take priority?)</li> </ol>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
0			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<ol style="list-style-type: none"> <li>1. A priority is set within the IRQ4–IRQ7 interrupt group of IRQ4 &gt; IRQ5 &gt; IRQ6 &gt; IRQ7.</li> <li>2. The IRQ7 is accepted first. After it is accepted, IRQ4–IRQ7 are all masked. When the I (interrupt mask) and UI (interrupt mask) bits of the CCR (condition code register) are enabled during the IRQ7 processing routine, IRQ4–IRQ7 can be accepted. When not enabled in the IRQ7 processing routine, the IRQ4 is accepted after returning from the IRQ7 processing routine.</li> </ol>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	See table 5.3, Interrupt Factors, Vector Addresses, and Interrupt Priority Ranking (1), in the following manuals: <ul style="list-style-type: none"> <li>• <i>H8/3002 Hardware Manual</i></li> <li>• <i>H8/3003 Hardware Manual</i></li> <li>• <i>H8/3042 Series Hardware Manual</i></li> </ul>		
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-020A
<b>Topic</b>	Interrupts When the Bus Is Released		
<b>Question</b>	<p>Are interrupts that occur when the bus is released held?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			0 Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<p>They are. After the bus release ends, they are accepted after the execution of one instruction. This is the same regardless of whether they are sensed by edge or level.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-021A
<b>Topic</b>	NMI Sampling Timing and Receiving After Reset		
<b>Question</b>	After reset, when does sampling of the NMI signal begin?		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
0			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
			I/O ports
<b>Answer</b>	Sampling of the NMI signal begins simultaneously with the fall of the system clock in which the reset clear was sampled. The NMI is not accepted, however, until after the execution of the first instruction after the reset is cleared (see figure 1.6)		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Figure 1.6 NMI Sampling Timing and Receiving After Reset</b>		<b>Related Microcomputer Technical Q&amp;A</b>
			<b>Title</b>
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-022A
<b>Topic</b>	Initializing SP After Reset		
<b>Question</b>	<p>Why does the SP (stack pointer) have to be initialized immediately after a reset?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			0 Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<p>If an interrupt is accepted before the SP is initialized, the save address when the PC (program counter) is saved by the interrupt exception processing becomes undefined. The PC could be written to a blank address, to the I/O registers and so on, which makes it impossible to read them correctly on return. This can cause run-away operation. To avoid this, initialize the SP immediately after a reset.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
			<p>See section 4.2.3, Interrupts After a Reset, in the following manuals:</p> <ul style="list-style-type: none"> <li>• <i>H8/3002 Hardware Manual</i></li> <li>• <i>H8/3003 Hardware Manual</i></li> <li>• <i>H8/3042 Series Hardware Manual</i></li> </ul>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-023A
<b>Topic</b>	Pin State During Power-On Reset		
<b>Question</b>	<p>What pin states do I need to pay attention to during power-on resets?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			0 Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<p>During a power-on reset, set the device to an operating mode that uses the mode pins (MD0–MD2) and keep the <u>STBY</u> pin high. Also remember that the <math>\phi</math> output data is undefined until oscillation settles.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
			<p>See section 3.1.1, Types of Operating Mode Selection, in the following manuals:</p> <ul style="list-style-type: none"> <li>• <i>H8/3002 Hardware Manual</i></li> <li>• <i>H8/3003 Hardware Manual</i></li> <li>• <i>H8/3042 Series Hardware Manual</i></li> </ul>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-024A
<b>Topic</b>	RESO Pin Output From RES Pin Input		
<b>Question</b>	<p>What is the RESO pin state for reset state (RES = low)?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			0 Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
			I/O ports
<b>Answer</b>	<p>The RESO pin is high impedance for reset state (RES = low). It does not go to reset output (RESO = low).</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-025A
<b>Topic</b>	Connecting $\overline{\text{RES}}$ and $\overline{\text{RESO}}$ Pins		
<b>Question</b>	<p>Is there any problem with taking <math>\overline{\text{RESO}}</math> pin low output and inputting it directly to the <math>\overline{\text{RES}}</math> pin?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
0			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
			I/O ports
<b>Answer</b>	<p>Yes. When a WDT (watchdog timer) overflow causes <math>\overline{\text{RESO}}</math> output to be input directly to the <math>\overline{\text{RES}}</math> pin, a reset caused by <math>\overline{\text{RES}}</math> pin input is triggered at that moment and everything internal to the LSI, including the WDT, is initialized. This forcibly disables the <math>\overline{\text{RESO}}</math> output as well, meaning that the <math>\overline{\text{RES}}</math> input spec <math>t_{\text{RESW}}</math> (<math>\overline{\text{RES}}</math> pin pulse width) minimum of <math>10 t_{\text{cyc}}</math> cannot be satisfied and the operation of the H8/300H CPU after that point cannot be guaranteed. A buffer thus needs to be inserted to ensure that the <math>\overline{\text{RESO}}</math> output does not find its way to the <math>\overline{\text{RES}}</math> pin. (See figure 1.7.)</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<p style="text-align: center;"><b>Related Microcomputer Technical Q&amp;A</b></p>		<b>Title</b>
<b>References</b>	<div style="border: 1px solid black; padding: 10px; margin-bottom: 10px;"> <p>The diagram shows a Peripheral LSI with a <math>\overline{\text{RES}}</math> pin. This pin is connected to the <math>\overline{\text{RESO}}</math> pin of an H8/300H chip. The <math>\overline{\text{RESO}}</math> pin is connected to the <math>\overline{\text{RES}}</math> pin of the H8/300H chip through a buffer. An external reset pin is also connected to the <math>\overline{\text{RES}}</math> pin of the H8/300H chip.</p> </div> <p style="text-align: center;"><b>Figure 1.7 Connecting <math>\overline{\text{RES}}</math> and <math>\overline{\text{RESO}}</math> Pins</b></p>		

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-026A	
<b>Topic</b>	Cautions for Reset Input			
<b>Question</b>	<p>Are there any cautions for reset input?</p>		<b>Classification—H8/300H</b>	
			0	Software
				Registers
				Bus controller
				Interrupts
				Resets
				Power-down mode
				Instructions
				Miscellaneous
				DMA controller
				ITU
				Watchdog timer
				SCI
				A/D converter
		I/O ports		
<b>Answer</b>	<p>When the <math>\overline{\text{RES}}</math> pin is made low, a reset begins, but to be sure that a reset is performed, it must be low for at least 20 ms when the power is turned on and at least 10 system clock cycles when operating. When it goes high thereafter, reset exception processing begins. If these conditions are not satisfied, operation thereafter cannot be guaranteed.</p>		<b>Related Manuals</b>	
			<b>Manual Title</b>	
	<p style="text-align: center;"><b>Other Technical Documentation</b></p> <p style="text-align: center;"><b>Document Name</b></p> <p>See section 4.2.2, Reset Sequence, in the following manuals:</p> <ul style="list-style-type: none"> <li>• <i>H8/3002 Hardware Manual</i></li> <li>• <i>H8/3003 Hardware Manual</i></li> <li>• <i>H8/3042 Series Hardware Manual</i></li> </ul>		<b>Related Microcomputer Technical Q&amp;A</b>	
			<b>Title</b>	
<b>References</b>				


# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-027A	
<b>Topic</b>	Executing Instructions When Switching to Hardware Standby Mode			
<b>Question</b>	<p>What happens to executing instructions when the <math>\overline{STBY}</math> pin goes low and the hardware standby mode is entered?</p>		<b>Classification—H8/300H</b>	
			Software	
			Registers	
			Bus controller	
			Interrupts	
			Resets	
			0 Power-down mode	
			Instructions	
			Miscellaneous	
			DMA controller	
			ITU	
			Watchdog timer	
			SCI	
			A/D converter	
	I/O ports			
<b>Answer</b>	<p>The executing instruction halts without waiting to finish and its operation cannot be guaranteed. To preserve the contents of RAM, clear the RAME (RAM enable) bit of the SYSCR (system control register) to 0.</p>		<b>Related Manuals</b>	
			<b>Manual Title</b>	
			<b>Other Technical Documentation</b>	
			<b>Document Name</b>	
			<p>See section 17.5.1, Transition to Hardware Standby Mode, in the following manuals:</p> <ul style="list-style-type: none"> <li>• <i>H8/3002 Hardware Manual</i></li> <li>• <i>H8/3003 Hardware Manual</i></li> </ul> <p>See section 19.5.1, Transition to Hardware Standby Mode, in the following manual:</p> <ul style="list-style-type: none"> <li>• <i>H8/3042 Series Hardware Manual</i></li> </ul>	
			<b>Related Microcomputer Technical Q&amp;A</b>	
	<b>Title</b>			
<b>References</b>				

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-028A
<b>Topic</b>	Mode Pins During Hardware Standby Mode		
<b>Question</b>	<p>What happens when the mode pins (MD2–MD0) are changed in hardware standby mode?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			0 Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
			I/O ports
<b>Answer</b>	<p>The result is abnormal hardware standby mode operation. Do not change the mode pins while in hardware standby mode. When the mode is changed to PROM mode, for example, the power consumption goes up.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-029A
<b>Topic</b>	Returning From Hardware Standby Mode		
<b>Question</b>	<p>I know that the <math>\overline{\text{RES}}</math> pin has to be kept low and the <math>\overline{\text{STBY}}</math> pin changed to high to return from hardware standby mode, but how long before the <math>\overline{\text{STBY}}</math> pin is changed to high does the <math>\overline{\text{RES}}</math> pin have to be low?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
0			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
			I/O ports
<b>Answer</b>	<p>To return from hardware standby mode, the <math>\overline{\text{RES}}</math> pin has to be low for 100 ns before the <math>\overline{\text{STBY}}</math> pin is changed to high. (See figure 1.8.)</p> <div style="text-align: center;">  </div> <p><b>Figure 1.8 Standby Release Timing</b></p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<p>See Appendix E, Hardware Standby Mode Transition (Return Timing), in the following manuals:</p> <ul style="list-style-type: none"> <li>• <i>H8/3002 Hardware Manual</i></li> <li>• <i>H8/3003 Hardware Manual</i></li> <li>• <i>H8/3042 Series Hardware Manual</i></li> </ul>		
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-030A
<b>Topic</b>	Interrupt Sampling and Receiving in Sleep Mode		
<b>Question</b>	<ol style="list-style-type: none"> <li>When are external interrupts sampled during sleep mode?</li> <li>How many states after an interrupt is sampled is sleep mode cleared?</li> </ol>		<b>Classification—H8/300H</b> Software Registers Bus controller Interrupts Resets 0 Power-down mode Instructions Miscellaneous DMA controller ITU Watchdog timer SCI A/D converter I/O ports
<b>Answer</b>	<ol style="list-style-type: none"> <li>Sampling is the same as during program execution. Sampling occurs at every fall of the system clock.</li> <li>Sleep mode is cleared 6 states after the interrupt is sampled. (See figure 1.9.)</li> </ol>		<b>Related Manuals</b> <b>Manual Title</b>    <b>Other Technical Documentation</b> <b>Document Name</b>    <b>Related Microcomputer Technical Q&amp;A</b> <b>Title</b>
<p>1: SP-2                  2: SP-4                  3, 4: Interrupt vector address                  5, 6: Saved PC and saved CCR                  7, 8: Interrupt processing routine start address (contents of vector address)                  Note: Example is an H8/3003 (16-bit bus mode, 2-state access, stack is external memory)</p>			
<p align="center"><b>Figure 1.9 Timing of Clearing Sleep Mode by Interrupt</b></p>			




# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-032A-1
<b>Topic</b>	Operation When an Interrupt is Requested During Execution or While Fetching a SLEEP Instruction		
<b>Question</b>	<p>How does the H8/300H CPU operate when an interrupt comes in during a SLEEP instruction fetch or while a SLEEP instruction is executing?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			0 Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<p>Operation varies, depending on the time the interrupt request occurs, as shown below:</p> <p>A. During SLEEP instruction fetch: The interrupt exception processing starts after the previous instruction finishes executing. The saved PC becomes the address of the SLEEP instruction. After returning from the interrupt service routine, the SLEEP instruction executes.</p> <p>B. During SLEEP instruction execution (case 1): Interrupt exception processing starts without going through the sleep state. The saved PC becomes the address of the instruction after the SLEEP instruction. After returning from the interrupt service routine, the instruction after the SLEEP instruction executes.</p> <p>C. During SLEEP instruction execution (case 2): The sleep mode is canceled 6 states later and the interrupt service routine starts. (See figure 1.11.)</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-032A-2
<b>Topic</b>	Operation When an Interrupt is Requested During Execution or While Fetching a SLEEP Instruction		
<b>Answer</b>			



- 1: SP
  - 2: SP + 2
  - 3: SLEEP instruction
  - 4: Next instruction
- Note: During H8/3003 (mode 2, 2-state access)

**Figure 1.11 Timing When an Interrupt Request Occurs During SLEEP Instruction Fetch or Execution**

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-033A
<b>Topic</b>	Support for the DAA (DAS) Instruction with the INC (DEC) Instruction		
<b>Question</b>	<ol style="list-style-type: none"> <li>1. The DAA instruction can be used with an add instruction (ADD), but how about executing it after an INC instruction executes?</li> <li>2. The DAS instruction can be used with a subtract instruction (SUB), but how about executing it after an DEC instruction executes?</li> </ol>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
0			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
			I/O ports
<b>Answer</b>	<ol style="list-style-type: none"> <li>1. Execution of a DAA instruction after execution of an INC instruction is not supported, since the C and H flags do not reflect the results of the operation after INC instruction execution. To increment decimal data, execute a DAA instruction after adding 1 with the ADD instruction (ADD.B #1, Rd).</li> <li>2. Execution of a DAS instruction after execution of an DEC instruction is not supported, since the C and H flags do not reflect the results of the operation after DEC instruction execution. To decrement decimal data, execute a DAS instruction after adding -1 with the ADD instruction (ADD .B #-1, Rd) and inverting the C and H flags (XORC #A0, CCR).</li> </ol>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>	Actual operation is determined by the flag state.		

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-034A
<b>Topic</b>	BRA and BRN Instructions		
<b>Question</b>	<p>1. What is the difference between BRA (BT) and JMP? Also, what does it mean for the condition to be "True"?</p> <p>2. What does it mean for the BRN (BF) condition to be "False"?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			0 Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
			I/O ports
<b>Answer</b>	<p>1. The BRA instruction can be used just like the JMP instruction, but differs in the following points:</p> <ul style="list-style-type: none"> <li>• It can only branch in the range +127 bytes to –128 bytes for d:8 and +32767 bytes to –32768 bytes for d:16.</li> <li>• If the relative values of objects do not change, the program can be relocated.</li> <li>• Execution states and instruction size are different.</li> <li>• Assembler format is different.</li> </ul> <p>A condition of True means that since this instruction always branches, the branch condition is always True.</p> <p>2. A condition of False means that since this instruction never branches, the branch condition is always False.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-035A												
<b>Topic</b>	BRN Instruction														
<b>Question</b>	<p>What kind of instruction is BRN (BF)?</p>		<b>Classification—H8/300H</b>												
			Software												
			Registers												
			Bus controller												
			Interrupts												
			Resets												
			Power-down mode												
0			Instructions												
			Miscellaneous												
			DMA controller												
			ITU												
			Watchdog timer												
			SCI												
			A/D converter												
			I/O ports												
<b>Answer</b>	<p>BRN is a convenient instruction that replaces conditional branch instructions during debugging. It operates the same as the NOP instruction, but its size and execution time differ as described in table 1.5.</p> <p><b>Table 1.5 The BRN Instruction</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Instruction</th> <th style="text-align: left;">Instruction Size (Bytes)</th> <th style="text-align: left;">Instruction Execution Time (States)</th> </tr> </thead> <tbody> <tr> <td>BRN</td> <td>d:8    2</td> <td>4*</td> </tr> <tr> <td></td> <td>d:16   4</td> <td>6*</td> </tr> <tr> <td>NOP</td> <td>2</td> <td>2*</td> </tr> </tbody> </table> <p>Note: For a 16-bit bus/2-state access space or an instruction fetch from the on-chip ROM.</p>		Instruction	Instruction Size (Bytes)	Instruction Execution Time (States)	BRN	d:8    2	4*		d:16   4	6*	NOP	2	2*	<b>Related Manuals</b>
Instruction			Instruction Size (Bytes)	Instruction Execution Time (States)											
BRN			d:8    2	4*											
			d:16   4	6*											
NOP			2	2*											
	<b>Manual Title</b>														
	<b>Other Technical Documentation</b>														
	<b>Document Name</b>														
	<b>Related Microcomputer Technical Q&amp;A</b>														
	<b>Title</b>														
<b>References</b>	<p>Like BRN, BRA (BT) is convenient to use during debugging.</p>														



# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-037A
<b>Topic</b>	Odd Address Values During STC Instruction Execution		
<b>Question</b>	<p>What is the odd address value when an STC instruction is executed and the CCR stored in an (register indirect) even address?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
0			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
			I/O ports
<b>Answer</b>	Undefined.		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
			<b>Related Microcomputer Technical Q&amp;A</b>
			<b>Title</b>
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-038A
<b>Topic</b>	Interrupts and DMA Transfer Requests While the EEPMOV Instruction Is Executing		
<b>Question</b>	<ol style="list-style-type: none"> <li>1. When an interrupt occurs during the execution of an EEPMOV instruction, what happens to that interrupt request?</li> <li>2. What happens when a DMA transfer request occurs during the execution of an EEPMOV instruction?</li> </ol>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
0			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
			I/O ports
<b>Answer</b>	<ol style="list-style-type: none"> <li>1. When an interrupt occurs during the execution of an EEPMOV.B instruction, the interrupt is held and accepted when the instruction finishes executing. It is handled the same as when an interrupt occurs during ordinary instruction execution. However, NMIs that occur during EEPMOV.W execution are accepted after transfer of the byte in transfer is completed. For interrupts other than NMIs, operation is the same as for EEPMOV.B.</li> <li>2. The DMA transfer is executed between the read cycle and write cycle of the EEPMOV instruction.</li> </ol>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	See section 2.2.28 (items 1 and 2), EEPMOV, in the following manual:		
	<ul style="list-style-type: none"> <li>• <i>H8/300H Series Programming Manual</i></li> </ul>		
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-039A
<b>Topic</b>	The Difference Between EEPMOV.B and EEPMOV.W		
<b>Question</b>	<p>What is the difference between EEPMOV.B and EEPMOV.W?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
0			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<p>The transfer data size of both the EEPMOV.B and EEPMOV.W instructions is byte, but there are some differences, as described below.</p> <ul style="list-style-type: none"> <li>• Size of register that counts the transfer bytes:  EEPMOV.B: Byte (maximum number of transfer bytes is 255).  EEPMOV.W: Word (maximum number of transfer bytes is 65535).</li> <li>• Enable/disable of interrupt acceptance:  EEPMOV.B: Accepted after instruction executes (all held).  EEPMOV.W: NMI alone is accepted after transfer of byte in transfer is completed (all others held).</li> </ul>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<p>See section 2.2.28 (1), (2)  EEPMOV</p> <ul style="list-style-type: none"> <li>• <i>H8/300H Series Programming Manual</i></li> </ul>		
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-040A	
<b>Topic</b>	Cautions on Stack Operation			
<b>Question</b>	<p>Are there any particular cautions about stack operation to be aware of?</p>		<b>Classification—H8/300H</b>	
			Software	
			Registers	
			Bus controller	
			Interrupts	
			Resets	
			Power-down mode	
			Instructions	
			0 Miscellaneous	
			DMA controller	
			ITU	
			Watchdog timer	
			SCI	
			A/D converter	
	I/O ports			
<b>Answer</b>	<p>On the H8/300H, the stack area is always accessed by word or longword. When the stack pointer is set to an odd number, malfunctions can result. Use the PUSH or POP instructions to stack. The initial value of SP (stack pointer) is undefined. It is initialized by the user.</p>		<b>Related Manuals</b>	
			<b>Manual Title</b>	
			<b>Other Technical Documentation</b>	
			<b>Document Name</b>	
			<p>See section 2.4.4 Initial CPU Resistor, section 2.5.2 Memory Data Formats, in the following manuals:</p> <ul style="list-style-type: none"> <li>• <i>H8/3002 Hardware Manual</i></li> <li>• <i>H8/3003 Hardware Manual</i></li> <li>• <i>H8/3042 Series Hardware Manual</i></li> </ul>	
	<b>Related Microcomputer Technical Q&amp;A</b>			
	<b>Title</b>			
<b>References</b>				

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-041A
<b>Topic</b>	On-Chip Peripheral LSI Access When the Bus Is Released		
<b>Question</b>	<p>Can external devices (bus master) access internal registers of the H8/300H when the H8/300H CPU has released the bus to an external device?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			0 Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<p>No. Internal registers cannot be accessed from external devices.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
		<b>Related Microcomputer Technical Q&amp;A</b>	
		<b>Title</b>	
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-042A
<b>Topic</b>	Areas That Can Be Used as ROM by the Vector Table		
<b>Question</b>	<ol style="list-style-type: none"> <li>1. Can the empty areas of the vector table (reserved by system or reserve) be used as ROM?</li> <li>2. Can the empty areas of the I/O registers be used as ROM?</li> </ol>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
0			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
			I/O ports
<b>Answer</b>	<ol style="list-style-type: none"> <li>1. The vector numbers reserved by the system (4–6) on the vector table cannot be used. Reserve addresses, however, can be used as ROM. Unused interrupt vector addresses on the vector table can also be used.</li> <li>2. The empty areas of the I/O registers cannot be used.</li> </ol>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>	<p>Items reserved by the system are used by development tools. Addresses reserved by the system and reserve addresses are listed in the manual. Branch address areas of "memory indirect" addressing can use addresses other than those reserved by the system or those of used by the vector table.</p>		

# Technical Questions and Answers

<b>Product</b>	H8/300H	<b>Q&amp;A No.</b>	QA300H-043A
<b>Topic</b>	Pin State During the Oscillation Settling Time		
<b>Question</b>	<p>What are the pin states during oscillation settling time after the software standby mode is cleared?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			0 Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<p>The same as in the software standby mode.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
			<b>Related Microcomputer Technical Q&amp;A</b>
			<b>Title</b>
<b>References</b>			

# Technical Questions and Answers


<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-101-1														
<b>Topic</b>	Receiving DMAC Startup Requests																
<b>Question</b>	<p>When a DMA controller startup request occurs:</p> <ol style="list-style-type: none"> <li>1. When is the request forced to wait?</li> <li>2. Is the request accepted under the following conditions? <ul style="list-style-type: none"> <li>• During EEPMOV execution</li> <li>• During read-modify-write instruction execution</li> <li>• During DMAC cycle steal transfers.</li> </ul> </li> </ol>		<b>Classification—H8/300H</b>														
			Software														
			Registers														
			Bus controller														
			Interrupts														
			Resets														
			Power-down mode														
			Instructions														
			Miscellaneous														
0			DMA controller														
			ITU														
			Watchdog timer														
			SCI														
			A/D converter														
	I/O ports																
<b>Answer</b>	<ol style="list-style-type: none"> <li>1. The bus arbiter priority order is: external bus master &gt; refresh controller &gt; DMAC &gt; CPU. This means that DMA requests are not accepted when an external bus master or refresh controller with a priority higher than the DMAC has the bus. Since the DMAC channels have the priorities (for H8/3003) shown in table 2.1, the request waits when a higher priority channel is transferring.</li> </ol> <p><b>Table 2.1 DMAC Channel Priority</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Short Address Mode</th> <th style="text-align: left;">Full Address Mode</th> <th style="text-align: left;">Priority</th> </tr> </thead> <tbody> <tr> <td>Channel 0 A Channel 0 B</td> <td>Channel 0</td> <td>Highest</td> </tr> <tr> <td>Channel 1 A Channel 1 B</td> <td>Channel 1</td> <td rowspan="2" style="text-align: center;"> </td> </tr> <tr> <td>Channel 2 A Channel 2 B</td> <td>Channel 2</td> </tr> <tr> <td>Channel 3 A Channel 3 B</td> <td>Channel 3</td> <td>Lowest</td> </tr> </tbody> </table>		Short Address Mode	Full Address Mode	Priority	Channel 0 A Channel 0 B	Channel 0	Highest	Channel 1 A Channel 1 B	Channel 1		Channel 2 A Channel 2 B	Channel 2	Channel 3 A Channel 3 B	Channel 3	Lowest	<b>Related Manuals</b>
Short Address Mode			Full Address Mode	Priority													
Channel 0 A Channel 0 B			Channel 0	Highest													
Channel 1 A Channel 1 B			Channel 1														
Channel 2 A Channel 2 B			Channel 2														
Channel 3 A Channel 3 B	Channel 3	Lowest															
	<b>Manual Title</b>																
	<b>Other Technical Documentation</b>																
	<b>Document Name</b>																
	<b>Related Microcomputer Technical Q&amp;A</b>																
	<b>Title</b>																
<b>References</b>																	

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-101-2
<b>Topic</b>	Receiving DMAC Startup Requests		
<b>Answer</b>	<p>2. During EEPMOV execution, requests are accepted between the read cycle and the write cycle. During read-modify-write instruction execution, requests are accepted between the read cycle, instruction fetch, and the write cycle. During cycle steal transfers, requests are accepted if the channel of the transfer request is higher in priority than the current channel.</p>		

## References

1. BSET, BCLR, BNOT, BST and BIST are read-modify-write instructions.
2. When the wait is longer than those described above, wait states may have been inserted by a CPU bus cycle that has a DREQ request. (See figure 2.1.)




**Figure 2.1 Wait State Insertion**

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-102
<b>Topic</b>	Addresses During DMA Transfers		
<b>Question</b>	<p>Doesn't the CPU cause problems in DMAC operation if it reads the MAR (memory address register) during DMA transfers?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			0 DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
			I/O ports
<b>Answer</b>	<p>Reading the MAR does not have any affect on DMA operation. However, when longword data is read, a DMA cycle can enter in between reading of the top 16-bits of data and the bottom 16-bits of data, as described in the manual. As a result, the value read may differ from the actual value. The timing at which the MAR is updated is shown in figure 2.2.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
	<p style="text-align: center;">DMA cycle</p> <p style="text-align: center;">Td    T1    T2    T1    T2</p> <p style="text-align: center;">Transfer source    Transfer destination</p> <p style="text-align: center;">1    2    3    1'</p>		<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<p><b>Related Microcomputer Technical Q&amp;A</b></p>		
			<b>Title</b>
	<p>1. MAR updated at transfer source.                  2. Counter updated.                  3. MAR updated at transfer destination                  Note: MAR also updated at transfer source at 1' (during burst transfers and in the block transfer mode).</p>		
<b>Figure 2.2 MAR Update Timing</b>			
<b>References</b>	<p>There should be no mistake in the value read so long as the bottom 16-bit (MARH, MARL) value is read with the MOV.W instruction.</p>		

# Technical Questions and Answers


<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-103
<b>Topic</b>	TEND Signal Output Timing 1		
<b>Question</b>	<p>Is the <math>\overline{\text{TEND}}</math> signal output at every byte/word transfer?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			0 DMA controller
	ITU		
	Watchdog timer		
	SCI		
	A/D converter		
	I/O ports		
<b>Answer</b>	<p>The <math>\overline{\text{TEND}}</math> signal is output when the startup source is an external request (using the DREQ pin). In operating modes other than block transfer mode, the <math>\overline{\text{TEND}}</math> signal is driven low during the final transfer write cycle. For block transfers, it is low during the write cycle just before the end of a 1 block transfer. It is not output at every byte/word. (See figure 2.3.)</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<p style="text-align: center;"><b>Related Microcomputer Technical Q&amp;A</b></p>		<b>Title</b>
<b>References</b>			



**Figure 2.3  $\overline{\text{TEND}}$  Output**

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-104
<b>Topic</b>	TEND Signal Output Timing 2		
<b>Question</b>	<p>At what timing is the <math>\overline{\text{TEND}}</math> signal output?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
0			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
			I/O ports
<b>Answer</b>	<p>The <math>\overline{\text{TEND}}</math> signal is output in the write cycle when the ETCR (transfer count register) becomes H'00. Figure 2.4 illustrates the timing.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			



**Figure 2.4  $\overline{\text{TEND}}$  Output Timing**



# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-106
<b>Topic</b>	DMAC Startup		
<b>Question</b>	<p>When the DMAC is started up with an ITU compare match interrupt, what happens if the I (interrupt mask) and UI (user bit/interrupt mask) of the CCR (condition code register) are masked?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			0 DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
			I/O ports
<b>Answer</b>	<p>Interrupts selected as DMAC startup sources are not affected by the CPU's interrupt mask bits (I and UI bits). (See figure 2.6.)</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<p style="text-align: center;"><b>Figure 2.6 DMAC Startup</b></p>		<b>Related Microcomputer Technical Q&amp;A</b>
			<b>Title</b>
<b>References</b>	<p>When an interrupt is disabled with an interrupt enable bit in a module, interrupts will not occur for either the DMAC startup request or the CPU.</p>		

# Technical Questions and Answers


<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-107
<b>Topic</b>	The DMAC and Timer Interrupts		
<b>Question</b>	<p>When the DMAC startup source has compare-matched the ITU, is an interrupt produced to the CPU of the ITU?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
0			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<p>Interrupt requests selected as startup sources startup the DMAC when the DTE (data transfer enable) bit of the DMAC's DTCR (data transfer control register) is set to 1, and no interrupt is generated to the CPU.</p> <p>When the DTE bit is 0, no startup request is generated and an interrupt goes to the CPU. An interrupt that is used as a startup source cannot simultaneously generate an interrupt to the CPU.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
			<b>Related Microcomputer Technical Q&amp;A</b>
			<b>Title</b>
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-108	
<b>Topic</b>	Operation After a DMAC End Interrupt Is Generated 1			
<b>Question</b>	<p>When the transfer count register becomes H'0000 while the DMAC is in use and an end interrupt is generated:</p> <ol style="list-style-type: none"> <li>1. When is the next transfer request accepted?</li> <li>2. Are transfer requests generated before the DMA transfer starts ignored?</li> </ol>		<b>Classification—H8/300H</b>	
			Software	
			Registers	
			Bus controller	
			Interrupts	
			Resets	
			Power-down mode	
			Instructions	
			Miscellaneous	
0			DMA controller	
			ITU	
			Watchdog timer	
			SCI	
			A/D converter	
	I/O ports			
<b>Answer</b>	<ol style="list-style-type: none"> <li>1. The next transfer request is accepted when the DTE (data transfer enable) bit is set to 1 by software. When the transfer count register reaches H'0000 and a transfer end interrupt is generated, the DTE bit of the DTCR (data transfer control register) is cleared and data transfer is disabled. To do another transfer, set the transfer count register during the end interrupt routine and then set the DTE bit to 1.</li> <li>2. When the startup request is an internal interrupt, a CPU interrupt is requested when the DTE bit is 0. For more information, see the hardware manual. When the startup request is an external request, it is ignored if it is an edge.</li> </ol>		<b>Related Manuals</b>	
			<b>Manual Title</b>	
				<b>Other Technical Documentation</b>
			<b>Document Name</b>	See section 8.6, Cautions on Use, in the following manuals:
				<ul style="list-style-type: none"> <li>• <i>H8/3002 Hardware Manual</i></li> <li>• <i>H8/3003 Hardware Manual</i></li> <li>• <i>H8/3042 Series Hardware Manual</i></li> </ul>
		<b>Related Microcomputer Technical Q&amp;A</b>		
		<b>Title</b>		
<b>References</b>				

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-109
<b>Topic</b>	Operation After a DMAC End Interrupt Is Generated 2		
<b>Question</b>	<p>When the transfer count register becomes H'0000 while the DMAC is in use and the transfer ends, when is the transfer end interrupt generated?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			0 DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
			I/O ports
<b>Answer</b>	<p>After the transfer ends, an interrupt request is generated and the bus is released. When the CPU captures the bus, the transfer end interrupt is performed after the executing instruction ends. (See figure 2.7.)</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
		<b>Related Microcomputer Technical Q&amp;A</b>	
		<b>Title</b>	
<b>References</b>			



**Figure 2.7 Timing at DMAC End Interrupt**

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-110
<b>Topic</b>	DMA Transfers Started up by Serial Transfers		
<b>Question</b>	<p>Can more than 256 transfers be done between memory and I/Os when SCI and DMAC are used together to send and receive?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			0 DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<p>When the DMAC is started up by the SCI, I/O mode should be used. The maximum number of transfers allowed will then be 65,536. To transfer more data than this, data must be stored in memory and the transfer counter reset with a transfer end interrupt.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-111
<b>Topic</b>	Time Until DMAC Startup by the $\overline{\text{DREQ}}$ Pin		
<b>Question</b>	<p>Why is 4 states the minimum time to startup the DMAC from the <math>\overline{\text{DREQ}}</math> pin?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			0 DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<p>The delay time from the <math>\overline{\text{DREQ}}</math> pin to the internal DMAC module is 2 states. The bus arbiter internal processing time is also 2 states. This means a minimum of 4 states (the sum of these figures) is required.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			



# Technical Questions and Answers


<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-113
<b>Topic</b>	Use of Dual-Function Pins		
<b>Question</b>	<p>When the DMAC is used under the following conditions, can the <math>\overline{\text{TEND}}/\overline{\text{CS}}</math> dual-function pin be used as a <math>\overline{\text{CS}}</math> output?</p> <p>Conditions: Full-address transfer mode, external request (low level input from <math>\overline{\text{DREQ}}</math> pin) for the startup source.</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			0 DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<p>It cannot be used as a <math>\overline{\text{CS}}</math> output. When external request is selected as the startup source, the <math>\overline{\text{TEND}}/\overline{\text{CS}}</math> dual-function pin concerned becomes a <math>\overline{\text{TEND}}</math> output pin. For more information, see the I/O Port section in the hardware manual.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<p>See section 9, I/O Ports, in the following manual:</p> <ul style="list-style-type: none"> <li>• <i>H8/3003 Hardware Manual</i></li> </ul>		
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-114
<b>Topic</b>	I/O Ports and the $\overline{\text{DREQ}}$ Pin		
<b>Question</b>	<ol style="list-style-type: none"> <li>1. How should the DTE (data transfer enable) bit of the DTCCR (data transfer control register) be set to use pins that are used both as <math>\overline{\text{DREQ}}</math> pins and I/O ports as I/O ports?</li> <li>2. How should dual-function pins be set for use as <math>\overline{\text{DREQ}}</math> pins?</li> </ol>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
0			DMA controller
			ITU
			Watchdog timer
			SCI
			A/D converter
			I/O ports
<b>Answer</b>	<ol style="list-style-type: none"> <li>1. They can be used as I/O ports without regard to the DTE bit.</li> <li>2. To use dual-function pins as <math>\overline{\text{DREQ}}</math> pins, clear the DDR (data direction register) of affected ports to 0. When the DDR is set to 1, port output is detected as <math>\overline{\text{DREQ}}</math> input.</li> </ol>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-115
<b>Topic</b>	PWM Mode and Interrupts		
<b>Question</b>	<p>When the ITU is used in the PWM mode and interrupts are enabled, is it necessary to clear the IMFB (input capture/compare match flag B) of the TSR (timer status register) to 0 within the interrupt processing routine or is the IMFB automatically cleared when an IMIB interrupt is generated?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			0 ITU
			Watchdog timer
			SCI
			A/D converter
			I/O ports
<b>Answer</b>	<p>The IMFB flag must be cleared to 0 within the interrupt processing routine. The timing when the flag is cleared by the program is shown in figure 2.9.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		<b>Title</b>
<b>References</b>	<p>To clear the IMFB flag, use the BCLR instruction.</p>		



**Figure 2.9 IMFB Flag**

# Technical Questions and Answers


<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-116
<b>Topic</b>	Clearing the Counters		
<b>Question</b>	<p>How do I clear the ITU counter using software?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			0 ITU
			Watchdog timer
			SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<p>Clear the TCNT (timer counter) by writing H'0000 to it. The counter value is not cleared by rewriting the TSTR (timer start register).</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-117	
<b>Topic</b>	Pulse Output From the ITU			
<b>Question</b>	<p>How do I get a specific number of pulses output (say, 10) and then stop the pulse output?</p>		<b>Classification—H8/300H</b>	
			Software	
			Registers	
			Bus controller	
			Interrupts	
			Resets	
			Power-down mode	
			Instructions	
			Miscellaneous	
			DMA controller	
			0 ITU	
			Watchdog timer	
			SCI	
			A/D converter	
			I/O ports	
<b>Answer</b>	<ol style="list-style-type: none"> <li>1. When 1 DMAC channel can be used: Pulses are output in the ITU's PWM mode. <i>In this case, the DMAC is started up by an ITU compare match.</i> Set DMA transfers for 10 and generate a transfer end interrupt to stop the ITU. This DMA transfer is aimed at starting up 10 times; set the data transfer so that it does not affect CPU operation (transfer data, transfer source address, transfer destination address).</li> <li>2. When other timers can be used: Output pulses are input to the TCLK pin (clock input pin) and events counted by another timer (x). When the timer (x) compare register reaches a count of 10, a compare match interrupt is generated and the ITU stops. On the H8/300H, TIOCA0/TCLKC and TIOCB0/TCLKD are dual-function pins. For this reason, no extra wiring needs to be added on the board to output pulses from channel 0 and use TCLKC and TCLKD as input pins.</li> <li>3. When using software: Generate compare match interrupts each time and count with the interrupt processing routine.</li> </ol>		<b>Related Manuals</b>	
				<b>Manual Title</b>
				<b>Other Technical Documentation</b>
				<b>Document Name</b>
			<b>Related Microcomputer Technical Q&amp;A</b>	
		<b>Title</b>		
<b>References</b>				

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-118
<b>Topic</b>	ITU Cascade Connections		
<b>Question</b>	<p>Can cascade connections be used with the ITU?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			0 ITU
			Watchdog timer
			SCI
			A/D converter
			I/O ports
<b>Answer</b>	<p>The PA2 and PA3 pins of port A are dual function pins for outputs TIOCA0 and TIOCB0 of the ITU's channel 0 and clock inputs TCLKC and TCLKD. This enables direct ITU cascade connections without external wiring. The count timing for the ITU in the host is shown in figure 2.10.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<p>When there is no wiring from TIOCA0/TCLKC or TIOCB0/TCLKD to off the chip and the load is light, TCLKC and TCLKD sample the compare match output of TIOCA0 and TIOCB0 at the rise of the next <math>\phi</math>.</p>		<b>Related Microcomputer Technical Q&amp;A</b>
			<b>Title</b>
<b>References</b>			



**Figure 2.10 ITU Count Timing**

# Technical Questions and Answers


<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-119
<b>Topic</b>	Setting the ITU's PWM Output		
<b>Question</b>	<p>When the ITU is used in PWM mode, how should the TIOR (timer I/O control register) be set?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			0 ITU
			Watchdog timer
			SCI
			A/D converter
			I/O ports
<b>Answer</b>	<p>The TIOR setting does not affect PWM output. When the PWM mode is set with the PWM bit of the TMDRs (timer mode registers) located in each of the channels of the ITU, GRA/GRB are used as output compare registers for output setting, regardless of the contents of the TIOR.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			



# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-120-2
<b>Topic</b>	ITU Output and Port Output		
<b>Answer</b>			

1. When port output is changed to ITU output, the value from before the change is output.
2. When a compare match signal is generated at the point when the port output is to be changed to ITU output, the value changes. (See figure 2.12.)



**Figure 2.12 ITU Output and Port Output (A)**


<b>References</b>	<ol style="list-style-type: none"> <li>1. When the ITU was started after a reset, the TIOCBn output is low until the first compare match occurs.</li> <li>2. When set to input capture and output is disabled, the output level changes when an input capture occurs.</li> </ol>
-------------------	--

# Technical Questions and Answers


<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-121-1
<b>Topic</b>	ITU Settings		
<b>Question</b>	<p>Please explain in detail the pulse width, cycle settings and register settings for ITU pulse output as well as the relationship to the internal clock.</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			0 ITU
			Watchdog timer
			SCI
			A/D converter
			I/O ports
<b>Answer</b>	<p>When outputting pulses in the PWM mode, the duty can be found from the following equation.</p> <p style="margin-left: 40px;">Duty = <math>n + 1 / N + 1</math>          where GRA = n (set the counter value corresponding to the Low width – 1), and          GRB = N (set the counter value corresponding to the cycle – 1)</p> <p>Example: When the operating frequency is 10 MHz, the internal clock for the count is <math>\phi/2</math> and GRB = 9, so to get a duty of 50% (with an N of 9):</p> <p style="margin-left: 40px;"><math>(n + 1)/(9 + 1) = 0.5</math></p> <p>GRA must be set to 4. The exact timing is shown in figures 2.13 to 2.16.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
			<b>Related Microcomputer Technical Q&amp;A</b>
			<b>Title</b>
<b>References</b>			

# Technical Questions and Answers


<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-121-2
<b>Topic</b>	ITU Settings		
<b>Answer</b>			



**Figure 2.13 ITU Settings (1)**




**Figure 2.14 ITU Settings (2)**



**Figure 2.15 ITU Settings (3)**

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-121-3
<b>Topic</b>	ITU Settings		
<b>Answer</b>			



**Figure 2.16 ITU Settings (4)**

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-122
<b>Topic</b>	Independent Operation of TCNT4 Using Reset-Synchronized PWM Mode		
<b>Question</b>	<p>The manual states that "TCNT4 runs independently" when reset-synchronized PWM mode is used. Do this mean it can be used for other purposes?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			0 ITU
			Watchdog timer
			SCI
			A/D converter
			I/O ports
<b>Answer</b>	<p>Reset-synchronized PWM mode uses channel 3 and 4 together, but the only counters and registers it uses are TCNT3, GRA3, GRA4, GRB3 and GRB4. This allows TCNT4 to be used independently. One way to use it might be to run it as an interval timer using counter overflows.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-123
<b>Topic</b>	Halting the WDT's System Clock		
<b>Question</b>	<p>When the system clock is halted, does the WDT (watchdog timer) detect abnormalities?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			0 Watchdog timer
			SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<p>When the system clock of the entire LSI is halted, the WDT count stops as well, so it cannot detect abnormalities.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-124
<b>Topic</b>	Using the RDR and TDR When the SCI Is Not Being Used		
<b>Question</b>	<p>When the SCI is not being used:</p> <ol style="list-style-type: none"> <li>1. Can the RDR (receive data register) be used as a data register?</li> <li>2. Can the TDR (transmit data register)?</li> </ol>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
0			SCI
			A/D converter
			I/O ports
<b>Answer</b>	<p>Yes and No.</p> <ol style="list-style-type: none"> <li>1. The RDR cannot be used as a data register because it is a read-only register.</li> <li>2. The TDR can be used as a data register.</li> </ol>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-125
<b>Topic</b>	I/O Settings of Clock Pins for the SCI		
<b>Question</b>	<p>When the SCI is being used, does the DDR (data direction register) of the port for the SCK (serial clock) pin set the I/O specification for that pin?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			0 SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<p>The I/O direction for the SCK pin when the SCI is being used is specified by the <math>\overline{C/A}</math> bit (communications mode) of the SMR (serial mode register) and the CKE1 and CKE0 (clock enable) bits of the SCR (serial control register). Setting the DDR of the port is not necessary.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-126
<b>Topic</b>	Serial I/O Pin State		
<b>Question</b>	<p>After using the dual-function pins that can be used as I/O ports (TXD, RXD and SCK) as SCI pins, I reset them as I/O ports with the SCR (serial control register) and SMR (serial mode register). What happens to the values of the DDR (data direction register) pins when this happens?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
0			SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<p>SCI operation does not affect the contents of the DDR of the I/O port. This means that in the case described above the DDR holds the value it had before being set as an SCI pin.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-127
<b>Topic</b>	Simultaneous Transmission and Reception with the SCI		
<b>Question</b>	<p>When the SCI is being used, can transmission using the internal clock occur simultaneous with reception on the external clock (or vice versa)?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
0			SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<p>Only 1 clock source can be selected as the SCI transfer clock. This prevents simultaneous transmission and reception using 2 types of clocks. Simultaneous transmission/reception using the same clock is possible.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers


<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-128
<b>Topic</b>	RDRF		
<b>Question</b>	<p>What happens if, when clearing the RDRF (receive data register full) flag of the SSR (serial status register) to 0 during SCI reception, it is cleared to 0 directly without first reading a 1?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
0			SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<p>It will not be cleared. When the BCLR instruction is used, the SSR is first read in byte units, then the bit that corresponds to the RDRF flag is cleared to 0 and a write occurs, again in byte units. While the RDRF flag is set to 1 (RXI interrupt processing routine), the BCLR instruction thus cannot clear the RDRF flag.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-129-1
<b>Topic</b>	Setting for Asynchronous Transmission		
<b>Question</b>	<p>Asynchronous transmission uses the SCI. How do I set it to do a transfer by software (i.e., using the data empty interrupt (TXI) but not the DMAC)?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
0			SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<p>When the TDRE = 1, the data empty interrupt is always generated and the TIE is set to 1. There are thus 2 methods.</p> <ol style="list-style-type: none"> <li>1. Setting the first byte with an interrupt processing routine:  <math>R_n \leftarrow 0</math> (transfer counter)            TE = 1 (transfer enable)            TIE = 1 (empty interrupt enable)</li> <li>2. Setting the first byte with the initialization:  <math>R_n \leftarrow 1</math> (transfer counter)            TE = 1 (transfer enable)            First byte set to TDR            TDRE cleared (transfer starts, TDRE = 1 after TDR → TSR)            TIE = 1 (empty interrupt enable)</li> </ol> <p>In either case, the TXI interrupt processing routine is as shown in the figure 2.17.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-129-2
<b>Topic</b>	Setting for Asynchronous Transmission		
<b>Answer</b>			



**Figure 2.17 TXI Interrupt Processing Routine**





# Technical Questions and Answers


<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-131A-1
<b>Topic</b>	Timing of Setting RDRF		
<b>Question</b>	<p>1. When data reception ends, the RDRF (receive data register full) flag of the SSR (serial status register) is set to 1. At what point in the asynchronous mode is the RDRF set?</p> <p>2. When is it set in clock-synchronous mode?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
0			SCI
			A/D converter
			I/O ports
<b>Answer</b>	<p>1. The RDRF flag is set after the MSB data is received and the data sampling clock falls. (See figure 2.21.)</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
	<p style="text-align: center;">Note: When SCK clock source is the internal clock, 0.5 basic clocks + 2 states. When SCK clock source is an external clock, 3-4 states.</p>		<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<p style="text-align: center;"><b>Related Microcomputer Technical Q&amp;A</b></p>		<b>Title</b>
<b>References</b>			

**Figure 2.21 8-Bit Data, 1 Stop Bit**

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-131A-2
<b>Topic</b>	Timing of Setting RDRF		
<b>Answer</b>			


2. The RDRF flag is set after the MSB data is received and synchronization clock rises. (See figure 2.22.)



**Figure 2.22 8-Bit Data**

# Technical Questions and Answers


<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-132A-1
<b>Topic</b>	Timing of Setting TDRE		
<b>Question</b>	<p>1. When 8-bit data transmission ends, the TDRE (transmit data register empty) flag of the SSR (serial status register) is set to 1. At what point in the asynchronous mode is the TDRE set?</p> <p>2. When is it set in clock-synchronous mode?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
0			SCI
			A/D converter
			I/O ports
<b>Answer</b>	<p>The TDRE flag is set at different times when there is transmission data in the TSR (transmit shift register) and when there is not.</p> <p>1. Asynchronous mode. (See figure 2.23.)</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		<b>Title</b>
<b>References</b>			



# Technical Questions and Answers


<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-132A-2
<b>Topic</b>	Timing of Setting TDRE		
<b>Answer</b>			

The start of transmission according to the setting of the TE (transmit enable) bit also follows this timing. (See figure 2.24.)




**Figure 2.24 No transmit data in TSR (Asynchronous mode)**

2. Clock-synchronous mode (See figures 2.25 and 2.26.)



**Figure 2.25 Transmit data in TSR (Clock-synchronous mode)**



**Figure 2.26 No transmit data in TSR (Clock-synchronous mode)**

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-133
<b>Topic</b>	SCI Reception Errors		
<b>Question</b>	<p>By returning to the main routine during a receive error interrupt routine without clearing the reception error flags of the SSR (serial status register), is a receive error interrupt generated again?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			0 SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<p>The receive error flag is not automatically cleared. After returning to the main routine (after executing the RTE instruction), a receive error interrupt will be generated again.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-134
<b>Topic</b>	Operating the SCI in External Clock Mode		
<b>Question</b>	<p>When the SCI is operated in clock-synchronous external clock mode:</p> <ol style="list-style-type: none"> <li>1. Does the SCI start the next transmit operation if, after the completion of 1 byte of data transmission, the external clock is applied to the SCK pin before the H8/300H CPU writes to the TDR (transmit data register)?</li> <li>2. What happens after reception?</li> </ol>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
0			SCI
			A/D converter
	I/O ports		
<b>Answer</b>	<p>The results are as follows:</p> <ol style="list-style-type: none"> <li>1. Transmission does not start. The next transmission will not start until the TDRE (transmit data register empty) of the SSR (serial status register) is cleared to 0.</li> <li>2. Reception starts, however, an overrun error will occur unless the RDRF (receive data register full) of the SSR is cleared before the next data is completely received.</li> </ol>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
	<b>Related Microcomputer Technical Q&amp;A</b>		
	<b>Title</b>		
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-135
<b>Topic</b>	System Clocks and SCK Phases		
<b>Question</b>	<p>Is the SCK (serial transfer clock) output synchronous to system clock (<math>\phi</math>) rise or fall?</p>		<b>Classification—H8/300H</b>
			Software
			Registers
			Bus controller
			Interrupts
			Resets
			Power-down mode
			Instructions
			Miscellaneous
			DMA controller
			ITU
			Watchdog timer
			0 SCI
			A/D converter
			I/O ports
<b>Answer</b>	<p>The SCK signal is output synchronous to system clock (<math>\phi</math>) fall.</p>		<b>Related Manuals</b>
			<b>Manual Title</b>
			<b>Other Technical Documentation</b>
			<b>Document Name</b>
		<b>Related Microcomputer Technical Q&amp;A</b>	
		<b>Title</b>	
<b>References</b>			

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-136	
<b>Topic</b>	Changing the A/D Mode and Channel During A/D Conversion			
<b>Question</b>	<ol style="list-style-type: none"> <li>1. How do I switch the A/D conversion mode during A/D conversion?</li> <li>2. How do I change the selected channel during A/D conversion?</li> </ol>		<b>Classification—H8/300H</b>	
			Software	
			Registers	
			Bus controller	
			Interrupts	
			Resets	
			Power-down mode	
			Instructions	
			Miscellaneous	
			DMA controller	
			ITU	
			Watchdog timer	
			SCI	
			0 A/D converter	
			I/O ports	
<b>Answer</b>	<ol style="list-style-type: none"> <li>1. Switching the A/D conversion mode during A/D conversion will decrease conversion accuracy. We advise against it.</li> <li>2. Changing the selected channel during A/D conversion causes the same problem as switching the conversion mode. Again, we advise against it.</li> </ol>		<b>Related Manuals</b>	
			<b>Manual Title</b>	
			<b>Other Technical Documentation</b>	
			<b>Document Name</b>	
	<b>Related Microcomputer Technical Q&amp;A</b>			
	<b>Title</b>			
<b>References</b>	<p>Before switching the A/D conversion mode or changing the selected channel, check the ADF (A/D end flag) in the ADCSR (A/D control/status register).</p>			

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-137																												
<b>Topic</b>	Using General-Purpose Ports																														
<b>Question</b>	<p>Can instructions that manipulate bits be used on I/O ports when a bit of the port is designated an output port?</p>		<b>Classification—H8/300H</b>																												
			Software																												
			Registers																												
			Bus controller																												
			Interrupts																												
			Resets																												
			Power-down mode																												
			Instructions																												
			Miscellaneous																												
			DMA controller																												
			ITU																												
			Watchdog timer																												
			SCI																												
			A/D converter																												
			0 I/O ports																												
<b>Answer</b>	<p>Yes. When a port set as an output port is read by the CPU, the contents of the port data register (DR) are read, regardless of the pin state. When an input port is read, the pin state is read. This means there are no problems in using instructions that manipulate bits. When there are pins in the port that have been designated input ports, however, the DR values of the input ports will become undefined (pin state). (See figure 2.27.)</p>		<b>Related Manuals</b>																												
			<b>Manual Title</b>																												
			<b>Other Technical Documentation</b>																												
			<b>Document Name</b>																												
	<p style="text-align: center;"><b>Related Microcomputer Technical Q&amp;A</b></p>		<b>Title</b>																												
	<div style="border: 1px solid black; padding: 10px; margin: 10px 0;"> <table style="width: 100%; border-collapse: collapse;"> <tr> <td></td> <td style="text-align: center;">Output settings</td> <td style="text-align: center;">Input settings</td> <td></td> </tr> <tr> <td>DDR contents</td> <td style="text-align: center;">1 1 1 1</td> <td style="text-align: center;">0 0 0 0</td> <td></td> </tr> <tr> <td>Pin status</td> <td style="text-align: center;">1 1 0 0</td> <td style="text-align: center;">1 1 0 0</td> <td></td> </tr> <tr> <td>DR contents</td> <td style="text-align: center;">1 0 1 0</td> <td style="text-align: center;">1 0 1 0</td> <td></td> </tr> <tr> <td>Read DR</td> <td style="text-align: center;">1 0 1 0</td> <td style="text-align: center;">1 1 0 0</td> <td></td> </tr> <tr> <td></td> <td style="text-align: center;">Read DR values</td> <td style="text-align: center;">Read pin values</td> <td></td> </tr> <tr> <td>DR contents after instruction BCLR #7, @DR is executed</td> <td style="text-align: center;">0 0 1 0</td> <td style="text-align: center;">1 1 0 0</td> <td></td> </tr> </table> <p style="margin-left: 400px;">Bit 7 set to 1 by CPU</p> <p style="margin-left: 400px;">Changes with pin status</p> </div>				Output settings	Input settings		DDR contents	1 1 1 1	0 0 0 0		Pin status	1 1 0 0	1 1 0 0		DR contents	1 0 1 0	1 0 1 0		Read DR	1 0 1 0	1 1 0 0			Read DR values	Read pin values		DR contents after instruction BCLR #7, @DR is executed	0 0 1 0	1 1 0 0	
	Output settings	Input settings																													
DDR contents	1 1 1 1	0 0 0 0																													
Pin status	1 1 0 0	1 1 0 0																													
DR contents	1 0 1 0	1 0 1 0																													
Read DR	1 0 1 0	1 1 0 0																													
	Read DR values	Read pin values																													
DR contents after instruction BCLR #7, @DR is executed	0 0 1 0	1 1 0 0																													
<b>References</b>	<p>The BSET, BCLR, BNOT, BST and BIST instructions manipulate bits.</p>																														

# Technical Questions and Answers

<b>Product</b>	Common	<b>Q&amp;A No.</b>	QA300H-138	
<b>Topic</b>	Processing Ports When Not in Use			
<b>Question</b>	<p>How should I process ports that are not in use?</p>		<b>Classification—H8/300H</b>	
			Software	
			Registers	
			Bus controller	
			Interrupts	
			Resets	
			Power-down mode	
			Instructions	
			Miscellaneous	
			DMA controller	
			ITU	
			Watchdog timer	
			SCI	
			A/D converter	
	0	I/O ports		
<b>Answer</b>	<ol style="list-style-type: none"> <li>1. Clear the DDR (data direction register) of I/O ports to 0 to put them in input state and pull each pin up or down with a resistance of about 10 k<math>\Omega</math>.</li> <li>2. Handle input-only ports the same way.</li> </ol>		<b>Related Manuals</b>	
			<b>Manual Title</b>	
			<b>Other Technical Documentation</b>	
			<b>Document Name</b>	
	<b>Related Microcomputer Technical Q&amp;A</b>			
	<b>Title</b>			
<b>References</b>				