

**SYNOPSYS' FPGA EXPRESS™ NOW SUPPORTS CYPRESS Ultra37000™ CPLDs**

**Gives Seamless Integration of Synopsys Tools with Warp™ Software**

SAN JOSE, Calif., December 15, 1998 -- Cypress Semiconductor Corp. (NYSE:CY) today announced that designers can now use Synopsys' FPGA *Express*™ synthesis tool to design with Cypress's Ultra37000™ CPLDs. Users can also perform functional verification to complete the design flow using either VHDL or Verilog.

"We are pleased that the large installed base of FPGA *Express* customers can easily design-in our Ultra37000 devices in their own familiar, device-independent design environment," said Norman Taffe, product marketing manager for programmable logic at Cypress. "Based on the high-quality and seamless integration of the Cypress and Synopsys tools, we expect that Synopsys users will be impressed by the results generated by this product."

"Our customers appreciate the flexibility that our tool offers," said Tim Colleran, Synopsys' director of FPGA marketing. "Having the Ultra37000 CPLDs supported by FPGA *Express* gives them another leading-edge CPLD device family to choose from."

Cypress's integration with Synopsys' FPGA *Express* takes advantage of powerful VHDL and Verilog synthesis technology from Synopsys, while still benefiting from the advanced mapping and fitting algorithms developed by Cypress specifically for its CPLDs. The interface uses a VHDL netlist generated by the FPGA *Express* tool which is read directly into the \$99 Warp2® environment, making the entire design flow completely seamless and allowing easy retargeting to any Cypress CPLD.

**Cypress Federation**

FPGA *Express* joins the list of third-party tools that support Cypress programmable logic offerings, including those from Cadence, Viewlogic, Mentor Graphics, Synario/Minc, Exemplar Logic, Aldec, and more.

**Cypress Broad Programmable Logic Offering**

Cypress offers a broad range of programmable logic, including industry-standard SPLDs such as the 16V8, 20V8 and 22V10, and the Ultra37000 and FLASH370i™ families of In-System Reprogrammable (ISR™) CPLDs. Cypress CPLDs allow users to maintain pinout and critical timing when making logic changes. They enable designers to make changes in-system without the risk of having to re-layout their board. Cypress's devices are supported by the *Warp* design tools, giving users access to a broad range of devices with a single, open development tool.

**Price and Availability**

Both FPGA *Express* and Cypress's *Warp* Rel. 5 are available immediately. *Warp2* costs \$99 on all platforms. Customers can call 1-(800) WARP-VHDL in the U.S., or (408) 943-2600 elsewhere, to order. Cypress also sells *Warp2* online at [www.cypress.com](http://www.cypress.com).

Synopsys (Nasdaq:SNPS - news), is a leading supplier of electronic design automation (EDA) solutions to the global electronic market. The company provides comprehensive design technologies to creators of advanced integrated circuits, electronic systems and systems on a chip. Synopsys also provides consulting services and support to its customers to streamline the overall design process and accelerate time-to-market. Additional information about Synopsys is available at <http://www.synopsys.com>.

Cypress Semiconductor Corporation is an international supplier of high-performance integrated circuits with worldwide headquarters in San Jose, California. The company provides a broad range of products for leading computer, networking, and telecommunications companies worldwide. Cypress's product line includes static RAM and specialty memories; programmable logic devices (PLDs); data communications products; FCT logic; and personal computer timing devices and USB microcontrollers. Its shares are listed on the New York Stock Exchange under the symbol CY. The company's worldwide web site is <http://www.cypress.com>.

###

Ultra37000, *Warp*, ISR, and FLASH370i are trademarks and *Warp2* is a registered trademark of Cypress Semiconductor Corp.

Synopsys is a registered trademark and FPGA Express is a trademark of Synopsys Inc.