

**CYPRESS ANNOUNCES JAPANESE WINDOWS SUPPORT FOR *Warp2*<sup>®</sup> SOFTWARE**

SAN JOSE, Calif., December 21, 1998 -- Cypress Semiconductor Corp. [NYSE:CY] today announced that its highly popular *Warp2*<sup>®</sup> programmable logic design tools operate on PCs running the Japanese version of the Windows operating system. Japanese users can now use *Warp2* in their own familiar computing environment, giving them access to Cypress's complete programmable logic product portfolio.

Cypress, the established leader in VHDL tools for programmable logic, has also recently added Verilog synthesis to *Warp2*. Now users can choose to describe their designs with either VHDL or Verilog – the two leading Hardware Description Languages (HDLs).

“As we enjoy greater success in the Japanese market, it is more important to offer support for designers in the environment in which they are most comfortable,” said Norman Taffe, product marketing manager for programmable logic at Cypress. “We achieve that through the Japanese Windows support and with Verilog support, which is very popular in Japan.”

Cypress is the only vendor to write its own HDL synthesis, and therefore *Warp2* software delivers performance results that are unrivaled in the industry. At the same time, Cypress charges only \$99 for *Warp2*, selling it over the Internet and through toll-free phone lines in the U.S. *Warp2* supports all Cypress programmable logic devices, including its In-System Reprogrammable (ISR<sup>™</sup>) CPLDs – the Ultra37000<sup>™</sup> and FLASH370i<sup>™</sup> families – and a broad array of SPLDs.

**State-of-the-Art Synthesis**

The UltraGen<sup>™</sup> synthesis technology in *Warp2* software is specifically designed to target Cypress CPLDs. It uses module generation that automatically searches the HDL source code for complex arithmetic and data-path operators, and replaces them with handcrafted circuits that are pre-optimized for the target device. This module is generated without user intervention, and gives users the benefit of Cypress's in-depth knowledge of HDLs and device architecture for maximum performance and/or area efficiency.

*Cypress Warp2 Software Supports Japanese Windows -- Page 2*

### **Cypress Federation™**

Cypress also offers users the option to seamlessly integrate *Warp2* software with third-party EDA environments. Vendors whose tools support Cypress devices include Cadence, Synopsys, Viewlogic, Mentor Graphics, Exemplar Logic, Aldec, and more.

### **Warp2 Features**

The *Warp2* design environment includes:

- o Advanced VHDL or Verilog synthesis
- o Context-sensitive, color-coded HDL editors for simplified design entry
- o Graphical Finite State Machine (FSM) editor and timing simulator from Aldec, Inc.
- o On-line HDL reference manuals
- o Simple and easy-to-use graphical user interface

### **Price and Availability**

*Warp2* is available immediately for \$99. Users can get more information regarding the latest release, and can also purchase *Warp2* online at [www.cypress.com](http://www.cypress.com). All *Warp2* tools can be operated on all major operating systems, including Windows 95/NT (Japanese), Sun Solaris, Sun O/S, and HP workstations. Customers can call 1-(800) WARP-VHDL in the U.S., or (408) 943-2600 elsewhere, to order.

Cypress Semiconductor Corporation is an international supplier of high-performance integrated circuits with worldwide headquarters in San Jose, California. The company provides a broad range of products for leading computer, networking, and telecommunications companies worldwide. Cypress's product line includes static RAM and specialty memories; programmable logic devices (PLDs); data communications products; FCT logic; and personal computer timing devices and USB microcontrollers. Its shares are listed on the New York Stock Exchange under the symbol CY. The company's worldwide web site is <http://www.cypress.com>.

###

*Warp*, *ISR*, *Ultra37000*, *FLASH370i*, *UltraGen*, and *Cypress Federation* are trademarks, and *Warp2* and is a registered trademark of Cypress Semiconductor.